FPGA Hardware Engineer

Cisco•Milpitas, CA
•$154,900 - $225,300•Onsite

About The Position

The FPGA Hardware Engineer will work on next-generation routers supporting AI infrastructure as part of Cisco’s High-End Routing team, which designs ASR8000 routers. As a member of the FPGA team, the engineer will design control-path FPGAs for multiple boards, translating networking system requirements into functional blocks for FPGA implementation. The role spans development, system validation, and release to manufacturing. The engineer will collaborate with Diagnostics, Software, Board Design, Manufacturing, and Hardware Qualification teams to deliver projects and resolve system-level issues. The work includes writing RTL, running simulations, addressing timing and other constraints, and generating programming files. The engineer will apply analytical skills to complex interactions between system hardware and software, understand router or line-card system design, lead meetings, drive issues to resolution, and communicate clearly with stakeholders. The role is onsite and requires working from the Milpitas office at least four days per week. The application window is expected to close on November 29, 2026.

Requirements

  • Bachelor’s degree in Electrical Engineering or a relevant degree and 7 or more years of related experience, or a master’s degree in Electrical Engineering or a relevant degree and 4 or more years of related experience.
  • FPGA or ASIC development experience from specification through production.
  • Experience with Verilog/SystemVerilog RTL coding.
  • Experience with industry-leading FPGA devices and tools.
  • Ability to work with cross-functional teams and resolve system-level issues.
  • Analytical skills for handling complex system hardware and software interactions.
  • Understanding of router or line-card system design.
  • Ability to lead meetings, drive issues to resolution, and communicate clearly with stakeholders.

Nice To Haves

  • Recent experience with UVM and/or VMM verification methodology.
  • Experience with high-speed design debug.
  • Experience with advanced microprocessor-based design.
  • Low-level networking card debug experience.
  • Experience with CPU-based peripherals architecture.

Responsibilities

  • Translate networking system requirements into functional blocks for FPGA implementation.
  • Work with cross-functional teams to address development requirements.
  • Participate in system validation and support release to manufacturing.
  • Design control-path FPGAs for various boards.
  • Write RTL code, run simulations, address timing and other constraints, and generate programming files.
  • Interface with Diagnostics, Software, Board Design, Manufacturing, and Hardware Qualification teams to support project delivery.
  • Resolve system-level issues involving hardware and software interactions.
  • Lead meetings, drive issues to resolution, and communicate with stakeholders.

Benefits

  • Medical insurance
  • Dental insurance
  • Vision insurance
  • 401(k) plan with Cisco matching contribution
  • Paid parental leave
  • Short- and long-term disability coverage
  • Basic life insurance
  • Paid holidays
  • Floating holiday for non-exempt employees
  • Paid birthday day off
  • Paid year-end holiday shutdown
  • Personal wellness days
  • Vacation time or flexible vacation time off, depending on employee classification
  • Paid sick time
  • Additional paid time away may be requested for critical or emergency family issues
  • Optional paid volunteer days
  • Annual bonuses for eligible non-sales employees
  • Potential Cisco restricted stock unit grants
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service