FPGA Design Verification Engineer

TekWissen•El Segundo, CA
•Onsite

About The Position

Accenture helps the world's leading enterprises reinvent by building their digital core and unleashing the power of AI to create value at speed for organizations across industries. With ~786,000 employees worldwide, it serves approximately 9,000 clients in 120+ countries across 40+ industries transform their operations through technology and human ingenuity. Key service lines include Cybersecurity, Digital Core, Finance, Industry and Enterprise, Song, Supply Chain and Engineering, and Talent, with advanced capabilities in AI and Data, Industry and Process, and Technology. This is a temporary assignment for an experienced FPGA Design Verification Engineer able to provide design verification services while working in a fast-paced environment owning DV from TestPlan to TapeOut as working independently demonstrating technical expertise.

Requirements

  • A minimum of 5+ years of experience with FPGA Design Verification
  • Bachelor's Degree or equivalent (12 years) work experience (If an associate's degree with 6 years of work experience)

Nice To Haves

  • SpaceWire Protocol
  • DDR4 memory interfaces
  • SerDes connectivity
  • Configuration, control, and telemetry systems

Responsibilities

  • Extensive experience with FPGA devices and verification Testbench development - System Verilog UVM and C tests
  • Integration/development of C tests/APIs and SW build flow
  • Integration/development of UVM mailboxes and HW/SW communication components
  • Test plan development
  • Coverage collection and closure
  • Working with cross functional teams (DV/Arch/Design/FW) to identify coverage scope
  • Engage with the team to drive continuous improvement to the verification environment to find more bugs and improve coverage
  • Work as a team to grow together.
  • Mentor and coach junior team members
  • Can work independently and demonstrate both breadth and depth of FPGA verification expertise.
  • Ability to develop new Universal Verification Components (UVCs), own test plans, and exercise sound judgment on when to escalate issues or seek reviews.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service