FE Engineer

AppleAustin, TX
Onsite

About The Position

Work closely with the Front-End and Physical Design teams to drive methodology changes to improve performance, power and area for the next generation GPU designs and recommend design/methodology changes to absorb the updates. Work with the Apple custom design teams to analyze the standard cell and memory hard-IP offerings and recommend usage to the graphics FE/PD teams. Drive design of custom cells tailored specifically for GPU design requirements. Work with power teams to analyze GPU power and making recommendations for power reduction across architecture and gate-level design.

Requirements

  • Master’s degree or foreign equivalent in Computer and Electrical Engineering or related field.
  • 3 years of experience in the job offered or related occupation.
  • 3 years of experience with threshold voltage, power, device variation, parasitics, noise, EA (Electrical Analysis), and timing concepts.
  • 3 years of experience utilizing industry standard tools like Scripting Language (Python, Perl or TCL) for execution, analysis, and debug of designs.
  • 3 years of experience utilizing Industry Standard Physical Design Tools (Innovus or ICC) to perform multiple complex logical functions and convert them to actual physically realizable designs that meet the Performance, power and area (PPA) targets.
  • 3 years of experience utilizing Industry Standard Timing Closure tools such as Tempus or Primetime to ensure the design meets the performance and electrical requirements.
  • Understanding of Synthesis tools from Synopsys, Cadence or Mentor to take RTL Code and map them into technology specific collection of gates that meets the function while optimizing them for Performance, power and area (PPA).
  • 3 years of experience utilizing Low Power Design Concepts to optimize the power, performance, area of the design pivot, and to improve the Performance, power and area (PPA) of the design.
  • 3 years of experience utilizing Data Analysis and Visualizations to help convert complex large data gathered from designs during the optimization cycle and convert them into meaningful insights.

Responsibilities

  • Drive methodology changes to improve performance, power and area for next generation GPU designs.
  • Recommend design/methodology changes to absorb updates.
  • Analyze standard cell and memory hard-IP offerings and recommend usage to graphics FE/PD teams.
  • Drive design of custom cells tailored specifically for GPU design requirements.
  • Analyze GPU power and make recommendations for power reduction across architecture and gate-level design.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service