Engineer II-Design

MicrochipAllentown, PA
Onsite

About The Position

As a member of Microchip’s engineering community, your primary responsibility will be to design, simulate, and verify various RTL-based blocks on our devices. Microchip’s designs are an SOC with various hard and soft IP blocks that support many industry standard protocols for Imaging, Networking System Connectivity, Compute and Data Storage.

Requirements

  • 2-5 years of experience in RTL Design for ASIC implementation.
  • Bachelor’s in Electrical Engineering, Computer Engineering or Computer Science.
  • Design courses and practical application of course learning for high-speed RTL design.
  • Experience with RTL Design tools that include design entry, synthesis, formal verification, RTL/gate level simulation, cross-domain clocking analysis and static timing analysis.
  • Course and Practical usage in RTL design, design verification, synthesis & formality.
  • Proficiency in SystemVerilog development languages.
  • Course and Practical usage in Static Timing Analysis and Verilog simulation tools.
  • Should be able to design complex state machines & data path logic.
  • Proficiency in scripting languages (TCL / Perl / Python) and LINUX.
  • Ability to understand and implement industry standards.
  • Ability to write detailed design specifications.
  • Good analytical, oral and written communication skills.
  • Able to write clean, readable presentations.
  • Self-motivated, proactive team player.
  • Ability to work to schedule requirements.
  • Candidates are required to provide proof of either US citizenship, Permanent US residency or classification as a protected individual as defined in 8 USC 1324b (a) (3).

Nice To Haves

  • Master’s in Electrical Engineering, Computer Engineering or Computer Science.
  • FPGA and ASIC System On Chip Design Experience.
  • Lab Experience for system-level validation.

Responsibilities

  • General RTL and ASIC development
  • Detailed module design, performance analysis and detailed design specification creation.
  • Participate in the RTL implementation, synthesis, simulation, pre-layout/post-layout timing verification.
  • Understanding of emerging high speed design techniques to improve Data & Command processing bandwidth, reduce latencies & increase reliability.
  • Support porting the design into test chips and emulation platforms – experience with FPGA design and board implementation tools is advantageous.

Benefits

  • Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually.
  • We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values ; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.
  • People like you.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service