DMTS Design Engineer

Micron TechnologySan Jose, CA
$237,000 - $416,000

About The Position

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Department Overview: DRAM Engineering (DRAM Memory) focuses on designing and developing Micron’s industry leading dynamic random access memory products. The team drives process R&D, product design, and technology development for cutting edge DRAM nodes, including DDR5, LPDDR, HBM, and GDDR products that form the foundation of Micron’s global revenue leadership. We work across architecture, engineering, and business teams to evaluate innovative memory solutions and influence product direction. If you’re excited about solving complex challenges in DDR and emerging memory technologies, you’ll find strong impact and collaboration here! We are seeking an experienced Distinguished Member of Technical Staff (DMTS) Design Engineer to join the DRAM System team. This role is at the center of memory innovation. You will analyze current and next-generation memory technologies, identify performance and design gaps, and guide teams on future memory direction. Your work will directly influence architecture, product strategy, and competitive positioning, making it both highly visible and technically rewarding. This position is intended to be part of the Technical Leadership Program at Micron. This is a career path for individuals seeking to advance as technical leaders and industry innovators. TLP members are expected to influence, lead, and mentor others.

Requirements

  • Bachelor's or Master's degree or equivalent experience in Electrical Engineering, Computer Engineering, Computer Science, or related field
  • Strong understanding of DDR memory architecture including timing, signaling, and system behavior
  • Experience analyzing memory systems at device and system levels
  • Knowledge of high-speed I/O, electrical margins, and memory power and thermal characteristics
  • Proven ability to evaluate tradeoffs and communicate data-driven recommendations

Nice To Haves

  • Experience with DDR4/5, LPDDR5/5X/5T, or advanced DRAM technologies
  • Background in memory controller architecture, firmware, or training algorithms
  • Familiarity with DRAM physical layout, packaging, and topology impacts
  • Experience in benchmarking, competitive analysis, or product architecture strategy
  • Exposure to memory modeling, workload analysis, or system-level simulation

Responsibilities

  • Analyze DDR4, DDR5, LPDDR, and emerging memory technologies across electrical, thermal, power, and performance dimensions
  • Identify performance gaps and evaluate tradeoffs in cost, latency, bandwidth, and efficiency
  • Partner with architecture and product teams to translate analysis into actionable design guidance
  • Drive multi-functional alignment with firmware, validation, hardware, and business partners
  • Deliver clear technical assessments and recommendations to guide future memory strategy
  • Using Artificial Intelligence tools to build models to find design gaps and summarize all collected data for distribution and analysis.

Benefits

  • choice of medical, dental and vision plans
  • benefit programs that help protect your income if you are unable to work due to illness or injury
  • paid family leave
  • robust paid time-off program
  • paid holidays
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service