Staff Digital Verification (Electrical) Engineer

Renesas ElectronicsJohns Creek, GA
Onsite

About The Position

This position is responsible for the verification and development of digital sections for memory data buffer chips supporting DDR5, DDR6, and subsequent architectures. The engineer will focus on ensuring functionality and performance metrics are met for components utilized in AI and cloud computing data centers.

Requirements

  • Proven experience in the verification of DDR6 (or advanced DDR) Data Buffers to meet functional and performance specifications
  • Strong ability to integrate and test at both the system level and block level using UVM methodology
  • Ability to optimize verification solutions for key indicators such as reusability, performance, and ease of use, while continuously identifying improvements to ensure the highest levels of quality and efficiency

Responsibilities

  • Drive the memory interface products verification effort, including defining the verification strategy, developing verification plans, and executing tests
  • Develop and optimize efficient, reusable, state-of-the-art UVM-based verification environments and testbench structures
  • Drive and quality-control the creation of verification test plans, maintenance, feature extraction, verification tests, coverage, and checker development
  • Work closely with the design team to ensure that the design meets requirements, is testable, and to identify improvements that ease verification or improve design behavior
  • Take ownership of verification environments for assigned blocks and serve as the "Expert User" for appointed tools
  • Drive and monitor the coverage of design verification, providing regular status updates to management
  • Participate in feasibility studies for next-generation products

Benefits

  • flexible and inclusive work environment
  • remote work option
  • Employee Resource Groups
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service