Digital Design

NXP Semiconductors • Austin, TX

17h

About The Position

Perform semiconductor engineering design, development, and testing for firm products and devices in conjunction with product development for the electronic communications industry. Review IP microarchitecture features and interface specifications with microarchitect and/or senior engineers. Modify IP to replace coded hardware structures with standardized structures for clock-domain crossing (CDC), design-for-test (DFT), clocks and resets. Execute RTL-to-RTL logic equivalency checks (LEC) and perform design quality checks, including Lint, clock domain crossing (CDC) analysis, static timing analysis (STA). Reset domain crossing (RDC), and run NXP specific IP release tools to document correctness of IP release. Collaborate with verification team to develop test plans and complete verification execution to 100% coverage, and in developing improved methods of verification. Track metrics during IP development, include development plan milestones, code and functional coverage, defect tickets. Deliver completed IP, including RTL design and quality signoff evidence.

Requirements

• Master’s degree in Electrical Engineering, Electronics Engineering, or Computer Engineering (with related variants such as VLSI or Physics), foreign equivalent or related field.
• Knowledge gained via completion of a graduate-level course, thesis, internship or related occupation involving: Programming languages Python, C/C++; Verilog and System Verilog; UVM and Functional Verification; Computer Architecture; Synopsis Design Vision; RTL Design; Microprocessor System Design and Digital Systems Design; and Digital Integrated Circuit Design.

Responsibilities

• Perform semiconductor engineering design, development, and testing for firm products and devices in conjunction with product development for the electronic communications industry.
• Review IP microarchitecture features and interface specifications with microarchitect and/or senior engineers.
• Modify IP to replace coded hardware structures with standardized structures for clock-domain crossing (CDC), design-for-test (DFT), clocks and resets.
• Execute RTL-to-RTL logic equivalency checks (LEC) and perform design quality checks, including Lint, clock domain crossing (CDC) analysis, static timing analysis (STA).
• Reset domain crossing (RDC), and run NXP specific IP release tools to document correctness of IP release.
• Collaborate with verification team to develop test plans and complete verification execution to 100% coverage, and in developing improved methods of verification.
• Track metrics during IP development, include development plan milestones, code and functional coverage, defect tickets.
• Deliver completed IP, including RTL design and quality signoff evidence.

What This Job Offers

• Job Type: Full-time
• Career Level: Senior