Digital Design Architect HPC IP - 18388

Synopsys•Austin, TX
•$181,000 - $271,000•Onsite

About The Position

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. This role is for an experienced and visionary ASIC Digital Architect, who is passionate about driving the future of semiconductor technology. You possess deep functional knowledge and expertise in design methodologies, and you thrive in an environment where you can influence and implement new HPC Interface IP solutions used by leading semiconductor companies worldwide.

Requirements

  • BSEE/MSEE with extensive experience in ASIC RTL design.
  • In-depth knowledge of DDR, PCIe, UCIe, and Ethernet technologies and similar IO protocols and their applications.
  • Proficiency in advanced digital design tools and methodologies.
  • Strong problem-solving skills and the ability to work independently.
  • Excellent communication skills for effective collaboration with diverse teams.

Nice To Haves

  • A visionary leader with a strategic mindset.
  • A mentor who fosters talent and encourages innovation.
  • A proactive problem solver who thrives in complex environments.
  • An effective communicator with the ability to convey technical concepts to a broad audience.
  • A team player who values collaboration and diversity.

Responsibilities

  • Defining and developing ASIC RTL design and verification at both chip and block levels.
  • Creating and executing design plans for complex digital designs, focusing on high-speed IO protocols including DDR, PCIe, CXL, UCIe, and Ethernet technologies.
  • Collaborating with cross-functional teams to ensure seamless integration and functionality of designs.
  • Utilizing advanced design and verification methodologies and tools to achieve high-quality results.
  • Mentoring engineers and promoting best practices, technical excellence, and continuous improvement.
  • Communicating with internal and external stakeholders to align goals and deliverables.

Benefits

  • Comprehensive package of health, wellness, financial, and professional development benefits.
  • Annual bonus
  • Equity
  • Other discretionary bonuses.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service