Design Verification Engineer Intern (Summer 2027)

GlobalFoundries•Richardson, TX
•$20 - $40

About The Position

MIPS – A GlobalFoundries company is seeking a Design Verification Engineer Intern to join the CPU verification team in Plano, Texas. The intern will gain hands-on experience verifying processor components, focusing on CPU core functionality, performance, and modeling, while learning advanced verification methodologies and collaborating with experienced architects and designers. GlobalFoundries’ internship program provides one-on-one mentorship, growth-focused work assignments, professional development opportunities, and opportunities to network with executives. Interns and co-ops are part of GF’s entry-level talent pipeline and gain experience intended to help prepare them for careers in the semiconductor industry after graduation.

Requirements

  • At least a sophomore at the time of application and actively pursuing a bachelor’s degree in Electronics Engineering, Electrical Engineering, Computer Engineering, Computer Science, or a related field through an accredited degree program during the internship.
  • At least a 3.0 overall GPA and good academic standing.
  • English fluency, written and verbal.
  • Ability to work at least 40 hours per week during the internship.
  • Coursework or project experience with SystemVerilog, UVM, or constrained-random verification.
  • Familiarity with CPU architectures such as RISC-V, ARM, or MIPS.
  • Basic understanding of cache and coherency concepts.
  • Scripting experience in Python, Perl, or Shell.
  • Strong analytical, problem-solving, and technical communication skills.
  • Self-motivated and collaborative, with the ability to contribute to project goals.

Nice To Haves

  • Prior related internship or co-op experience.
  • Demonstrated leadership experience in the workplace, school projects, competitions, or similar settings.
  • Strong interest in leveraging AI tools and emerging technologies to enhance productivity, streamline workflows, and support effective decision-making.
  • Project management skills, including the ability to innovate and execute solutions and navigate ambiguity.
  • Strong written and verbal communication skills.
  • Strong planning and organizational skills.
  • Exposure to RISC-V architecture.
  • Knowledge of interconnect protocols such as AXI, ACE, or CHI.
  • Experience with FPGA prototyping or emulation platforms.

Responsibilities

  • Perform functional verification of CPU cores and related subsystems.
  • Interpret microarchitectural specifications and contribute to effective verification strategies.
  • Develop and execute verification plans, including testbench creation and test case development.
  • Write directed and constrained-random test cases in SystemVerilog, C, and Assembly.
  • Use UVM-based environments for coverage-driven verification.
  • Analyze coverage reports and support closure of functional and code coverage gaps.
  • Automate regression and verification flows using Python, Perl, or Shell.
  • Collaborate with engineers and architects to support design quality and performance.
  • Perform all activities in a safe and responsible manner and support Environmental, Health, Safety & Security requirements and programs.

Benefits

  • One-on-one mentorship
  • Growth-focused work assignments
  • Professional development opportunities
  • Opportunities to network with executives
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service