Design Release Engineer - Security Gateway

StellantisAuburn Hills, MI

About The Position

The Design Release Engineer - Security Gateway will be responsible for the mechanical design, development, packaging, software development, software validation, testing, calibration, and releasing components. This role involves interfacing with systems, software, and validation groups to ensure all requirements, compliance, and performance metrics are achieved. The engineer will develop component-level specifications, participate in Product Assurance Planning (Program Management), and manage component suppliers. Responsibilities also include conducting component DFMEA, DVRR, and Timing Proactive Quality Plan, participating in Reactive Quality Problem Solving, and supporting Supplier Quality during Process Sign-off (PS) and PFMEA reviews. The engineer will be responsible for releasing components via the Change Management System (CNs).

Requirements

  • Bachelor’s degree (or foreign academic equivalent) in Electrical Engineering or related field
  • A minimum of 5 years of engineering experience
  • Experience with developing or managing embedded software
  • Experience with mechanical design and packaging
  • Experience setting up test benches with CANoe
  • Experience working with IP Cluster regulatory and compliance requirements
  • Experience with Ethernet and CAN/CAN-FD protocols

Nice To Haves

  • Master's degree in electrical engineering or related field
  • Experience in automotive electronic ECU development and releasing experience

Responsibilities

  • Mechanical design, development, packaging, software development, software validation, testing, calibration, and releasing components
  • Interface with systems, software and validation groups to ensure all requirements, compliance and performance metrics are achieved
  • Develop component level specifications; participate in Product Assurance Planning (Program Management); manage component suppliers
  • Conduct component DFMEA (Design Failure Mode Effects Analysis), DVRR (Design Validation and Reliability Report), and Timing Proactive Quality Plan
  • Participate in Reactive Quality Problem Solving; support Supplier Quality during Process Sign-off (PS) and PFMEA (Process Failure Mode Effects Analysis) reviews
  • Responsible for releasing components via Change Management System (CNs)
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service