Design Architect Analog IC Designer

Cadence Design SystemsMontreal, QC

About The Position

The Design Architect Analog IC Designer is responsible for the design and development of analog/mixed signal IC circuit blocks from initial concept/specification through final verification of conformance to customer specifications. The Design Architect Analog IC Designer contributes to the design of long-reach SerDes. The candidate’s background should include a minimum of 10 years of experience in the development of CMOS SerDes or high-speed I/O IC. Must have a thorough understanding of jitter and signal equalization techniques. Proficient design experience in most of the following SerDes circuit blocks: Driver; Receiver; Serializer; Deserializer; Phase Interpolator; Low jitter PLL; High Speed Clock Distribution; ADC and DAC; Bias and Bandgap; and Voltage Regulators. Excellent problem-solving skills, good communication skills, and ability to work cooperatively in a team environment. Working knowledge of a set of common SerDes standards and their electrical requirements is a plus. Position requires proficiency in using CAD tools for circuit simulation, and post-layout verification. Proficiency with layout entry a plus. Cadence tool experience, lab test experience, and design experience at ≥16Gbps and in ≤16nm technologies. MS or PhD in EE.

Requirements

  • Minimum of 10 years of experience in the development of CMOS SerDes or high-speed I/O IC
  • Thorough understanding of jitter and signal equalization techniques
  • Proficient design experience in most of the following SerDes circuit blocks: Driver; Receiver; Serializer; Deserializer; Phase Interpolator; Low jitter PLL; High Speed Clock Distribution; ADC and DAC; Bias and Bandgap; and Voltage Regulators
  • Excellent problem-solving skills
  • Good communication skills
  • Ability to work cooperatively in a team environment
  • Proficiency in using CAD tools for circuit simulation, and post-layout verification
  • Cadence tool experience
  • Lab test experience
  • Design experience at ≥16Gbps and in ≤16nm technologies
  • MS or PhD in EE

Nice To Haves

  • Working knowledge of a set of common SerDes standards and their electrical requirements
  • Proficiency with layout entry

Responsibilities

  • Design and development of analog/mixed signal IC circuit blocks from initial concept/specification through final verification of conformance to customer specifications.
  • Contribute to the design of long-reach SerDes.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service