Defect Metrology Engineer

Intel Corporation•Hillsboro, OR
•$115,110 - $219,550•Hybrid

About The Position

As a Yield Development Engineer at Intel, you will be at the forefront of advancing semiconductor process technology. Your contributions will directly impact the company's ability to deliver high-performance, reliable products to the market. This role offers a unique opportunity to influence Intel's success by driving yield improvements across cutting-edge technology nodes. You will work collaboratively with interdisciplinary teams to solve complex engineering challenges and develop innovative methodologies, ensuring Intel remains an industry leader in the semiconductor landscape.

Requirements

  • Bachelor's degree in Electrical Engineering, Materials Science, Mechanical Engineering, Semiconductor Technology, or in a closely related discipline.
  • Bachelor's degree with 4+ years of experience, Master's degree with 3+ years of experience, or PhD with 1+ years of experience.
  • 2+ years of experience in yield development, process technology, or a related field.
  • Experience in statistical analysis and data visualization tools.
  • Strong record of collaborative success.
  • Strong problem-solving and communication skills, with the ability to distill complex technical information for diverse audiences.
  • Demonstrated experience in cross-functional teamwork and collaboration.
  • Passion for innovation and driving meaningful results in a fast-paced environment.

Nice To Haves

  • Technical expertise in semiconductor process development, defect density analysis, and data analytics.
  • Experience with advanced semiconductor equipment and methodologies for process improvement.
  • Experience within Defect Metrology.
  • Experience working with brightfield, darkfield, and ebeam inspection.
  • Experience working with semiconductor factories.
  • Semiconductor foundry experience.
  • Experience with failure analysis.
  • Familiarity with machine learning approaches and their application in defect detection and yield modeling.

Responsibilities

  • Identify root cause yield limiters throughout the lifecycle of a technology node and develop solutions to address them.
  • Perform statistical analysis and create visualizations to construct accurate process development roadmaps that drive technology yield milestones.
  • Develop methodologies to consolidate and analyze data from diverse sources, enabling defect mode understanding and yield modeling.
  • Transform experimental and manufacturing data into actionable insights that improve yield by leveraging advanced statistics, coding techniques, and engineering expertise.
  • Design and implement measurement recipes to deliver quick, precise feedback on product integrity and resolve yield-impacting issues.
  • Collaborate with cross-functional teams to debug yield limiters in design, test, and process development areas.
  • Develop and harden equipment and methodologies to meet the operational needs of advanced logic nodes.
  • Ensure manufacturability by thoroughly analyzing process and spec corners and collaborating with design teams to resolve yield issues prior to manufacturing ramp.
  • Execute new product introductions and enable design-technology co-optimization through participation in factory task forces and design of experiments.
  • Manage and execute multiple projects simultaneously, meeting tight deadlines without compromising quality.

Benefits

  • Competitive pay
  • Stock bonuses
  • Health benefits
  • Retirement benefits
  • Vacation
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service