ASIC/FPGA Hardware Engineer for Cryptographic Systems

DraperClearfield, UT
23h$75,000 - $150,000

About The Position

A ASIC/FPGA Hardware Engineer for Cryptographic Systems architects, specifies, and ensures proper design & implementation of hardware-based security solutions. The engineer develops the architecture and specification for ASIC or FPGA-based hardware designs. They translate those requirements to front-end RTL designers and guide the back-end implementation team to achieve a secure hardware design. The engineer also works with systems-level designers to develop documentation, test plans, and software interfaces to the hardware solution. The candidate must demonstrate knowledge of cryptography systems and hardware security, to include: • Asymmetric/public key cryptosystems such as ECC, RSA etc. • Symmetric cryptography such as AES (and its block cipher modes), MAC etc. • Cryptographic protocols/schemes such as key exchange, digital signature, key wrap etc. • Security design such as memory isolation, secure enclave etc. • Secure protocols such as secure boot, attestation, key split, certificates, MFA etc Experience with Digital Hardware Design: • Knowledge of computer architecture and ASIC/FPGA design • Develop RTL code using System Verilog, Verilog, or VDHL • Translate high level system requirements into specifications and design guidelines for front/back-end designers to bring security design to implementation and optimization

Requirements

  • Proficiency in integrated circuit design
  • Understanding of integrated circuits, semiconductors, and general computer architecture
  • Ability to write detailed design specifications
  • Ability to manage small technical teams
  • Excellent verbal and written communication skills
  • Excellent mathematical skills
  • Excellent organizational skills and attention to detail
  • Excellent time management skills with the proven ability to meet deadlines
  • Strong analytical and problem-solving skills
  • Ability to prioritize tasks
  • Demonstrate strong organization, planning, and time management skills to achieve program goals
  • Requires a bachelor's degree in Engineering, or related field.
  • 0-3 years of experience with a master's degree, ASIC Hardware Engineering or related.

Nice To Haves

  • Cryptography: Knowledge of post-quantum cryptography (PQC) is a plus
  • Knowledge of side channel analysis is a plus
  • Knowledge of lightweight cryptography is a plus
  • Hardware Security: Knowledge of secure key storage using different technologies is a plus
  • Knowledge of hardware primitives such as TRNG and PUF is a plus
  • Knowledge of anti-tamper and TEMPEST is a plus
  • Mathematical knowledge of number theory such as finite field, modular arithmetic, coding theory is a plus
  • Knowledge and experience of NSA and NIST certification process is a plus

Responsibilities

  • Design and simulate circuits at transistor-level to implement architecture and requirement specifications
  • Contribute to system-level design
  • Optimize hardware designs for performance, power, and cost
  • Evaluate the hardware feasibility of complex algorithms and requirements
  • Independently contribute to complex chip architectures and designs
  • Independently drive solutions to complex problems - develop requirements, propose ways forward when customer requirements are unclear or incomplete, and adapt appropriately to changes in requirements
  • Contribute to business development and proposal activities
  • Develop, document, and teach best practices to less experienced engineers
  • Perform or guide physical layout, including floor-planning, and simulate circuits using extracted parasitics.
  • Perform other duties as assigned

Benefits

  • Draper supports many programs to improve work-life balance including workplace flexibility, employee clubs ranging from photography to yoga, health and finance workshops, off site social events and discounts to local museums and cultural activities.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service