3D Stacked DRAM Design Engineer

SK hynix AmericaSan Jose, CA
$150,000 - $260,000Onsite

About The Position

To strengthen leadership in the DRAM-on-Logic era through optimized DRAM die design, we are seeking talent capable of driving the co-design of 3D-stacked DRAM logic dies in close collaboration with U.S.-based customers. This strategic hiring initiative aims to enhance our global competitiveness by fostering deep engagement with key American clients, ensuring that our die design solutions are precisely aligned with their evolving technical requirements and market demands.

Requirements

  • Bachelor’s degree or higher in Electrical Engineering or a related discipline with 4+ years of relevant experience.
  • Development of DRAM and design DRAM circuit based on custom design methodology (using virtuoso [or similar tools], spice simulator).
  • Experience reviewing DRAM specifications and architecture.
  • Circuit design experience to meet internal and external requirements for DRAM products.
  • Experience evaluating compliance with DRAM specifications through design analysis at the wafer levels test / package levels test / system level test.
  • Experience in full custom + digital Co-design and PDN analysis.
  • Experience in full custom-based logic foundry design.
  • Expert in Python, and circuit simulators (HSPICE, PrimeSim, Spectre, etc.).
  • Excellent verbal and written communication in English; ability to present technical concepts to cross functional teams and senior management.

Responsibilities

  • Design high-speed digital IP design for 3D-stacked DRAM peripheral circuits and DRAM DFT with U.S.-based customers (including RTL design to implementation).
  • Engage in foundry verification of service-ready IPs and infrastructure setup for IP business.
  • Co-develop next-generation DRAM-on-Logic solutions with key customers to enhance our service competitiveness and market position.
  • Strengthen competitiveness through sustained customer collaboration and technical leadership.

Benefits

  • Top Tier health insurance at no employee cost
  • PTO + Company Holidays + Happy Fridays
  • Paid Parental Leave Program
  • 401k Matching
  • Educational reimbursement up to $10,000 per year for job-related higher education degree
  • Donation Matching and volunteering opportunities
  • Corporate discount programs
  • Free Breakfast/Lunch/Dinner provided to employees
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service