About The Position

The Thales India Engineering Competency Center (ECC) is seeking a Hands-on Technical Lead for FPGA IVV. This is a dual-impact role: you will act as a player and a technical coach to elevate the team's skills while remaining directly involved in the execution of complex verification activities. You will be the driving force behind our transition to SV-UVM and the guarantor of DO-254 excellence.

Requirements

  • Experience: 10+ years in FPGA Verification.
  • Industry: Aerospace or Defense background is mandatory.
  • Education: B.Tech/B.E or Masters in Electronics & Communication
  • Expert SV-UVM (Active Practitioner): Current, hands-on experience in building UVM environments; not just managing them.
  • Advanced Protocols: Deep technical knowledge of AXI4, PCIe, and ARINC standards.
  • DO-254 Mastery: Proven track record of taking FPGAs through the full certification lifecycle.
  • Mentoring & Pedagogy: Ability to explain complex concepts clearly and upskill a team.
  • Tool Mastery: Advanced user of Questasim (simulation).
  • Automation: Capable of developing Python/TCL scripts to optimize the verification flow.
  • Project Stewardship: Ability to balance technical execution with planning and reporting.

Responsibilities

  • Strategic Coaching & Mentorship Technical Guidance: Provide daily coaching to the engineering team on SV-UVM best practices and advanced debugging techniques.
  • Skill Uplift: Conduct code reviews and architecture workshops to transition the team from directed testing to coverage-driven verification.
  • Best Practices: Establish and maintain high-quality coding standards for SV-UVM and documentation for DO-254.
  • Operational Execution Environment Development: Directly architect and code critical UVM components (BFMs, Scoreboards) and complex test scenarios.
  • Complex Interface Validation: Personally lead the verification of high-speed/critical protocols (PCIe, AXI4, ARINC 818/664, A664, …).
  • Problem Solving: Take the lead on the most challenging technical bottlenecks, from simulation mismatches to physical hardware-software integration issues.
  • Certification & Delivery (DO-254). End-to-End Ownership: Be accountable for the full verification cycle (DAL A/B), ensuring 100% traceability between requirements and test results.
  • Artifact Production: Hands-on drafting and review of critical certification documents.
  • Schedule & Risk: Lead technical estimation, planning, and risk mitigation for the IVV scope.

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Mid Level

Number of Employees

5,001-10,000 employees

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service