About The Position

This individual leads and plans complex verification efforts by synthesizing ambiguous or conflicting requirements while researching and developing testbenches, Testplan, SystemVerilog/UVM testcases, and related optimization, modeling, and design-verification activities. Designs, develops, implements, and verifies advanced video power architectures with a strong emphasis on power-saving techniques and power-critical design considerations, contributing to both hardware and firmware tasks across video encoders, video decoders, computer-vision pipelines, and AI features. Collaborates closely with design teams to define new low-power architectures for video and computer-vision modules or enhance existing designs across markets such as mobile, automotive, IoT, and others, while ensuring that system KPIs—including performance, area efficiency, and power metrics—are consistently achieved. Responsible for Power architecture verification and ensuring that the power intent is thoroughly verified. Develops a deep understanding of the power sequence and optimizes it to provide a low latency power sequence for both production software (SW) and firmware (FW). Drives triage of problems to determine root cause and provide recommendations to fix and/or improve. Acts as a strong contributor at design reviews and project meetings and communicates and implements a development plan.

Requirements

  • Master's Degree (or foreign academic equivalent) in Electrical Engineering, Computer Engineering, Computer Science or related degree field

Responsibilities

  • Leads and plans complex verification efforts by synthesizing ambiguous or conflicting requirements
  • Researches and develops testbenches, Testplan, SystemVerilog/UVM testcases, and related optimization, modeling, and design-verification activities
  • Designs, develops, implements, and verifies advanced video power architectures with a strong emphasis on power-saving techniques and power-critical design considerations, contributing to both hardware and firmware tasks across video encoders, video decoders, computer-vision pipelines, and AI features
  • Collaborates closely with design teams to define new low-power architectures for video and computer-vision modules or enhance existing designs across markets such as mobile, automotive, IoT, and others, while ensuring that system KPIs—including performance, area efficiency, and power metrics—are consistently achieved
  • Responsible for Power architecture verification and ensuring that the power intent is thoroughly verified
  • Develops a deep understanding of the power sequence and optimizes it to provide a low latency power sequence for both production software (SW) and firmware (FW)
  • Drives triage of problems to determine root cause and provide recommendations to fix and/or improve
  • Acts as a strong contributor at design reviews and project meetings and communicates and implements a development plan
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service