Senior Staff RTL Design Engineer

Advanced Micro Devices, IncSan Jose, CA
9h

About The Position

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: A senior technical contributor that drives end-to-end delivery of SerDes solution directly contributing to and coordinating implementation and optimization across multiple teams. The position will involve interfacing with software and hardware engineering teams and AMD partners to plan, develop and optimize use cases. This is an exciting opportunity to work on the cutting edge of SerDes Technology. THE PERSON: You are a subject matter expert and strong technical contributor with SerDes/PHY experience. You excel as part of a team where communication and team skills are highly valued. KEY RESPONSIBILITIES: As an ASIC Design Engineer, your responsibilities span various aspects of SOC design: Write microarchitecture and/or design specifications Design, implement, and debug complex logic designs Integrate complex IPs into the SOC Work with other specialists that are members of the SOC Design - Verification, Emulation, STA, and Physical Design teams Support all front end integration activities (Lint, CDC, Synthesis, and ECO) Implement design automation via Python or other languages Collaborate with software and systems teams to ensure a high quality system

Requirements

  • Hands on experience in all aspects of the chip development process with proficiency in front end tools and methodologies
  • Writing specifications and converting them to design
  • Ability to communicate effectively across all internal groups
  • Excellent communication and collaboration skills

Nice To Haves

  • Experience or knowledge of system architecture, CPU & IP Integration, and power and clock management designs is highly desirable
  • Experience in front-end implementation tasks such as synthesis, timing, area/power analysis, linting, and logic equivalence checks.
  • Experience in low-power design techniques such as clock- and power-gating is a plus
  • Familiarity with scripting languages like Perl or Python or Tcl is a plus
  • Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB) is a plus
  • Familiarity with security concepts is a plus
  • Familiarity with software and operating concepts is a plus

Responsibilities

  • Write microarchitecture and/or design specifications
  • Design, implement, and debug complex logic designs
  • Integrate complex IPs into the SOC
  • Work with other specialists that are members of the SOC Design - Verification, Emulation, STA, and Physical Design teams
  • Support all front end integration activities (Lint, CDC, Synthesis, and ECO)
  • Implement design automation via Python or other languages
  • Collaborate with software and systems teams to ensure a high quality system

Benefits

  • AMD benefits at a glance
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service