Senior Principal Hardware Engineer

MarvellSanta Clara, CA
53d$164,650 - $246,700Onsite

About The Position

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact The Marvell post silicon validation group designs and develops test platforms for validating multi-core Arm-based Network processors and custom ASIC's, used in many communication infrastructure applications such as 5G base stations, hard disk drive (HDD), Fiber Channel (FC), solid‐state drive (SSD), NICs, Data Center and Cloud Computing platforms. What You Can Expect We are seeking a highly skilled and experienced Board Architect to lead the design and development of high-performance hardware platforms. The ideal candidate will have deep expertise in signal integrity, schematic design, PCB layout, and high-speed interfaces such as PCIe, DDR, and Ethernet. You will play a critical role in defining system architecture, guiding board-level design, and ensuring signal integrity and performance across complex hardware systems.

Requirements

  • Bachelor's degree in Computer Science, Electrical Engineering or related fields and 15+ years of related professional experience OR Master's degree in Computer Science, Electrical Engineering or related fields with 10-12 years of experience.
  • 10+ years of experience in board-level hardware design and architecture.
  • Proven expertise in high-speed digital design and signal integrity analysis.
  • Hands-on experience with schematic capture tools (e.g., Cadence OrCAD, Altium) and PCB layout tools (e.g., Allegro, Mentor).
  • Deep understanding of high-speed protocols: PCIe, DDR, Ethernet, USB, SATA, etc.
  • Strong analytical and problem-solving skills with a systems-level mindset.
  • Excellent communication and leadership skills.
  • This position is full-time onsite at Marvell's Santa Clara office.

Responsibilities

  • Architect and design high-performance board-level systems for compute, networking, or storage applications.
  • Define and review schematics and PCB layouts with a focus on high-speed signal integrity and power integrity.
  • Lead the selection and integration of high-speed interfaces including PCIe Gen4/Gen5/Gen6, DDR3/4/5, and 10G/25G/100G/200G Ethernet.
  • Perform signal integrity (SI) and power integrity (PI) simulations and analysis using industry-standard tools (e.g., HyperLynx, Sigrity, ADS).
  • Collaborate with cross-functional teams including silicon, mechanical, thermal, and firmware engineers to ensure system-level optimization.
  • Drive design reviews and provide technical leadership throughout the product development lifecycle.
  • Work closely with manufacturing and test teams to ensure DFM/DFT compliance and robust bring-up processes.
  • Directly work with customer on the reference designs.

Benefits

  • flexible time off
  • 401k
  • year-end shutdown
  • floating holidays
  • paid time off to volunteer

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Senior

Industry

Computer and Electronic Product Manufacturing

Number of Employees

5,001-10,000 employees

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service