Frontgrade Technologies-posted about 1 month ago
Full-time • Mid Level
Colorado Springs, CO
1,001-5,000 employees

For more than six decades, the skilled thinkers, makers, and doers at Frontgrade have embraced our mission to solve complex technology challenges across the U.S. and around the globe. We're the leading provider of high reliability and radiation assured solutions for defense, space, intelligence, commercial, and civil applications, and our products are designed to perform in the harshest of environments. From human spaceflight and space exploration to missile defense, electronic warfare, and healthcare tech advancements, our talented team stays in lockstep with our customers to ensure the success of their missions. Do you want to help shape the future? In an environment where innovation and ideas go hand-in-hand? Then come join the Frontgrade Team! We are seeking a Digital Design Engineer to support the development of advanced digital systems using modern and AI-assisted design methodologies to accelerate and optimize digital design processes. This position will contribute to the implementation and verification of digital architectures and soft IP, including AI-based design elements developed for FPGA and digital platforms. The individual will participate in all phases of the digital design process, including requirements definition, RTL design, simulation, and verification. The role involves close collaboration with senior engineers to implement and validate logic designs that meet performance, area, and power goals.

  • Review and interpret target specifications to assist in developing accurate digital design implementations.
  • Implement digital designs using RTL methods (Verilog, VHDL, SystemVerilog), utilizing synthesis and AI-assisted tools under guidance from senior engineers.
  • Support development of some parts of digital architecture and design documentation using modern and AI-enabled modeling tools.
  • Collaborate with ASIC customers and internal Physical Design Engineers to verify correct design implementation and integration.
  • Assist in creating and executing verification plans, simulations, and coverage metrics using standard and AI-augmented verification methods.
  • Perform Static Timing Analysis and Formal Verification under supervision to validate digital design functionality.
  • Analyze tool reports (e.g., ElectroMigration, IR drop) to identify and communicate potential design impacts.
  • Continuously learn and stay current with EDA tools, modern design techniques, technology, architectures, and interfaces.
  • Provide technical report-outs to peers and occasionally external customers.
  • Support project planning and Agile project development
  • Support proposal estimation and technical proposal write-ups for new program pursuits.
  • Bachelor's degree in Electrical Engineering, Civil Engineering, or Related Field of Study.
  • Minimum five (5) years of experience implementing ASIC or FPGA designs using Verilog/SystemVerilog/VHDL.
  • OR (9) years of experience may be considered in lieu of a Bachelors Degree.
  • OR (3) years of experience may be considered w/ a Masters Degree.
  • Strong aptitude to learn and apply best practices and techniques using EDA tools.
  • Able to decompose a complex set of product requirements into an execution plan.
  • Exposure to, and aptitude to learn Unix platforms, command-shells & utilities, Tcl scripting, and modern IC EDA Tools (Synopsys, Mentor Graphics, Cadence). AI driven platforms
  • This position requires access to technology, materials, software or hardware that is controlled by either ITAR or EAR U.S. export laws. As a condition to this job offer, in order to be employed in this position, you must be able to obtain an U.S. Government export license(s), as required by law.
  • Experience with computer architectures, computer systems, signal integrity, component selection would be a plus.
  • Medical (FSA + HSA), Dental, and Vision
  • Immediate 401K Vesting/Matching
  • Career Opportunity and Growth
  • Tuition Reimbursement
  • Student Loan Repayment
  • Generous PTO and 11 paid Holidays per year (8 regular and 3 floating)
  • 8 weeks of 100% Paid Family Leave
  • Profit Sharing Plan applies to all non-Annual Incentive Plan and non-Sales Incentive Plan employees.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service