Design Engineer, Emulation

Cadence SystemsSan Jose, CA
1d

About The Position

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Responsibilities: Part of the team that takes state-of-the-art Cadence Palladium system chips from emulation/bringup to production Working on chip design verification, emulation and Post Silicon Validation; Support the system software team for integration of chip specific routines; Working through ATE test time optimizations before chips go to production; and, Supporting board team to review schematics and providing chip routines for characterization. Requirements Currently enrolled in MS/BS in Electrical Engineering, Computer Engineering, or a similar major. Experience with ASIC / RTL / HW Development Interest and knowledge of verif / post silicon bringup

Requirements

  • Currently enrolled in MS/BS in Electrical Engineering, Computer Engineering, or a similar major.
  • Experience with ASIC / RTL / HW Development
  • Interest and knowledge of verif / post silicon bringup

Responsibilities

  • Part of the team that takes state-of-the-art Cadence Palladium system chips from emulation/bringup to production
  • Working on chip design verification, emulation and Post Silicon Validation
  • Support the system software team for integration of chip specific routines
  • Working through ATE test time optimizations before chips go to production
  • Supporting board team to review schematics and providing chip routines for characterization

Benefits

  • paid vacation and paid holidays
  • 401(k) plan with employer match
  • employee stock purchase plan
  • a variety of medical, dental and vision plan options
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service