Defect Reduction Engineer

Samsung ElectronicsTaylor, TX
1dOnsite

About The Position

About Samsung Austin Semiconductor Samsung is a world leader in advanced semiconductor technology, founded on the belief that the pursuit of excellence creates a better world. At SAS, we are Innovating Today to Power the Devices of Tomorrow. Come innovate with us! Position Summary Job Description Summary In your role as a Defect Reduction Engineer you'll support defect control and reduction work in a high volume 24x7 manufacturing environment, on purpose to achieve yield and performance goals.

Requirements

  • Requires a Bachelor's degree in Electrical, Chemical, Mechanical Engineering, Material Science, Chemistry, Physics or related technical fields.
  • 5+ years of Semiconductor process engineering experience in defect monitor and reduction.
  • Working knowledge in SPC and DOE methodology is required

Nice To Haves

  • Experience in leading logic technology (45nm or below) development is strongly preferred.
  • Relevant experience in advanced defect inspection and review tools (bright field, dark field, e-beam, Vis-edge…etc) is strongly preferred.
  • Knowledge of Klarity Defect (or similar) software and its application in a semiconductor processing environment is useful.

Responsibilities

  • Supports defect control and reduction work in a high volume 24x7 manufacturing environment, on purpose to achieve yield and performance goals.
  • Supports New Product Introduction (NPI) as the Defect Reduction representative: attending meetings, presenting inline inspection strategy & methodology, supporting GPM set up, spec audits, and comparison, evaluating unit part process changes and tool spreads in terms of inline and NPW defectivity data.
  • Performs fab process/tool trend data and correlation analysis to identify dog tools, trace defects to root cause, and rapidly take action to prevent inline process excursions.
  • Works cross-functionally with YE/PIE/UP to evaluate defect data on BKMs & projects, excursion monitoring & control, SWLY reduction.
  • Establishes FCC (Failed Chip Count) and trend monitoring plans for new technology introductions and ramps (14nm & foundry) and existing legacy production nodes (45nm/32nm/28nm) in order to achieve yield and performance goals, and support on weekly module meetings & activities.
  • Respond to foundry customer requests and delivering the data & analysis to meet expectation.
  • Supports new technology and process transfer projects from Samsung HQ (South Korea).

Benefits

  • Medical, dental, and vision insurance
  • Life insurance and 401(k) matching with immediate vesting
  • Onsite café(s) and workout facilities
  • Paid maternity and paternity leave
  • Paid time off (PTO) + 2 personal holidays and 10 regular holidays
  • Wellness incentives and MORE
  • Eligible full-time employees (salaried or hourly) may also receive MBO bonuses based on company, division, and individual performance.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service