ASIC Design Technical Leader - Design & Timing Constraints Focus

Cisco Systems, Inc.San Jose, CA
37dOnsite

About The Position

Join the Cisco Silicon One team in developing a unified silicon architecture for web scale and service provider networks. Cisco's silicon team offers a unique experience for ASIC engineers, combining the resources and stability of a large, multi-geography organization with the agility and growth opportunities of a smaller, startup-style team. You'll collaborate with exceptional talent with deep ASIC design and development expertise. As part of a systems company, you'll also have the opportunity to partner with other ASIC teams throughout the full lifecycle, from concept to first customer shipments. You are a diligent Design/SDC Engineer with strong analytical skills and a deep understanding of timing constraints, including clock groups, exceptions, and clock exclusivity. Proficient in industry-standard SDC/STA tools and scripting for automation, you excel at identifying and resolving timing issues across all design levels. You will collaborate with Front-end and Back-end teams to understand chip architecture and guide them in refining design and timing constraints for seamless physical design closure. As part of this team, you'll contribute to developing next-generation networking chips.

Requirements

  • Bachelor's Degree in Electrical or Computer Engineering with 8+ years of ASIC or related experience or Master's Degree in Electrical or Computer Engineering with 6+ years of ASIC or related experience.
  • Experience with block/full chip SDC development in functional and test modes.
  • Experience in Static Timing Analysis and prior working experience with STA tools like PrimeTime/Tempus.
  • Understanding of related digital design concepts (eg. clocking and async boundaries).
  • Experience with synthesis tools (eg. Synopsys DC/DCG/FC), Verilog/System Verilog programming.

Nice To Haves

  • Experience with constraint analyzer tools such as TCM (Timing Constraint Manager from Synopsys) and CCD (Conformal Constraint Designer from Cadence).
  • Experience with Spyglass CDC and glitch analysis.
  • Experience using Formal Verification: Synopsys Formality and Cadence LEC.
  • Experience with scripting languages such as Python, Perl, or TCL.

Responsibilities

  • Being a member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes.
  • Option to also do block level RTL design or block or top-level IP integration.
  • Helping develop efficient methodology to promote block level SDCs to fullchip, and to bring fullchip SDC changes back to block level.
  • Helping develop and apply methodology to ensure correctness and quality of SDCs as early as possible in design cycle.
  • Reviewing block level SDCs and clocking diagrams and mentor other RTL design owners on SDC development.
  • Creating fullchip clocking diagrams and related documentation.

Benefits

  • U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance.
  • Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
  • 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • Non-exempt employees receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer
  • For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Mid Level

Industry

Professional, Scientific, and Technical Services

Number of Employees

5,001-10,000 employees

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service