Yield and Device Engineering Manager

onsemiHopewell Junction, NY
4h

About The Position

The Yield, Device, and Integration Engineering Manager leads a multidisciplinary organization of device, yield, and integration engineers and technicians within a 300 mm semiconductor manufacturing environment. This role is accountable for electrical test governance, device disposition, and yield improvement across both fab and post-fab operations. Manage a team responsible for analyzing electrical test data—including inline parametric results and wafer probe performance—to drive device capability, product quality, and proactive excursion prevention. The role defines and implements advanced electrical test screens, improves mean-time-to-detect signals, and ensures the factory maintains best‑in‑class electrical performance standards. Success requires strong cross‑functional partnership with integration, technology development. module engineering, production, wafer probe & inline test, product engineering, and final test (ATO) teams across the company. The manager also owns the governance framework for line yield and leads continuous improvement initiatives that enhance quality, cost, and productivity. onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world. More details about our company benefits can be found here: https://www.onsemi.com/careers/career-benefits We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.

Responsibilities

  • Leads a multidisciplinary organization of device, yield, and integration engineers and technicians within a 300 mm semiconductor manufacturing environment.
  • Accountable for electrical test governance, device disposition, and yield improvement across both fab and post-fab operations.
  • Manage a team responsible for analyzing electrical test data—including inline parametric results and wafer probe performance—to drive device capability, product quality, and proactive excursion prevention.
  • Defines and implements advanced electrical test screens, improves mean-time-to-detect signals, and ensures the factory maintains best‑in‑class electrical performance standards.
  • Owns the governance framework for line yield and leads continuous improvement initiatives that enhance quality, cost, and productivity.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service