Sr. Digital Design Engineer

Talent 101Dallas, TX
2d

About The Position

At Talent101 we take ownership of our customer's direct hire and contract needs and provide them with the brightest talent that are on top of their game and can make a direct impact on our customer's business. We are adding a Digital Design Engineer skilled in Intellectual Property creation using Verilog. The role is located in Dallas, TX.

Requirements

  • 7+ years Digital Design experience of complex high speed IO sockets
  • RTL Design, verification, testing and documentation
  • Clock Domain Crossing and high speed IO experience
  • Experience with Cadence tools Xceliun, Jasper, vManage
  • Applicants must be at least 18 years or older, must be willing to take a drug test and background check as part of the selection process and must have legal authorization to work in the United States.

Responsibilities

  • Digital RTL IP Design in Verilog that meets or exceeds requirements.
  • Conduct requirements reviews with stakeholders, create product specifications
  • Design compliant wrapper that meets standard industry protocols
  • Conduct basic design verification to verify design quality prior to official DV
  • Support DV efforts to ensure full IP, chip and SOC functionality
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service