Silicon Validation Engineer

Hewlett Packard EnterpriseSan Jose, CO
Hybrid

About The Position

Hewlett Packard Enterprise is seeking a Silicon Validation Engineer to support the validation of HPE Slingshot™ ASIC products. HPE Slingshot is a high‑performance networking interconnect for HPC and AI clusters, delivering industry‑leading bandwidth, low latency, and scalability for demanding workloads. Slingshot implements Ultra Ethernet Consortium (UEC) capabilities and is aligned with the Ultra Ethernet standard, enabling next‑generation Ethernet semantics optimized for HPC and AI at scale. This position is a self‑sufficient individual contributor responsible for developing and executing chip‑level validation tests, with a primary focus on emulator‑based and system‑level testing. The engineer works closely with senior validation engineers, architecture, design, and software teams to validate ASIC functionality, identify defects, and improve test coverage across multiple product generations. The role applies solid to advanced subject matter knowledge in silicon validation to solve moderately complex technical problems. The individual works independently on assigned validation areas and test development, while receiving technical direction on broader validation strategy and priorities. They contribute to cross‑functional project teams and demonstrate sound judgment in selecting methods and techniques to achieve objectives.

Requirements

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience.
  • Typically 4–8 years of experience in VLSI validation, verification, or related silicon engineering roles.
  • Proficiency with Python programming
  • Proficiency in object‑oriented programming
  • Experience writing tests for integrated circuits
  • Proficiency with Linux command‑line environments.
  • Working knowledge of Verilog or other hardware description languages.
  • Experience with ASIC silicon validation or post‑silicon testing.
  • Working knowledge of high‑speed networking concepts and protocols (Ethernet, SERDES fundamentals).
  • Ability to independently execute validation tasks and debug complex technical issues.
  • Strong written and verbal communication skills in English.

Nice To Haves

  • Experience with emulator‑based validation or FPGA‑based platforms.
  • Familiarity with high‑performance NIC or switch ASICs.
  • Exposure to HPC or AI system architectures.
  • Experience with scripting (e.g., Bash) and test automation.
  • Familiarity with industry‑standard lossless Ethernet or RDMA‑based technologies.

Responsibilities

  • Develop, execute, and maintain chip‑level validation tests for HPE Slingshot NIC and switch ASICs, primarily using emulator‑based environments.
  • Create object‑oriented Python test infrastructure and test cases that operate at the operating‑system and system‑integration level.
  • Validate both HPE Slingshot–specific functionality and industry‑standard networking protocols.
  • Debug functional, performance, and reliability issues uncovered during silicon validation, working closely with design, architecture, firmware, and software teams.
  • Contribute to validation planning by identifying coverage gaps and proposing additional test scenarios within assigned areas.
  • Support bring‑up activities for new ASIC revisions and platforms.
  • Document validation results, defects, and lessons learned to improve future validation effectiveness.
  • Participate in design reviews, validation reviews, and post‑silicon issue triage.

Benefits

  • A comprehensive suite of benefits that supports physical, financial and emotional wellbeing.
  • Programs catered to helping you reach any career goals, whether to become a knowledge expert in your field or apply your skills to another division.
  • Variable incentives.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service