Senior Signal and Power Integrity Engineer

MediatekSan Jose, CA
3d$190,000 - $270,000

About The Position

We are looking for a highly experienced PISI Technical Leader to join our team. The ideal candidate will have extensive experience in Power Integrity and Signal Integrity, with a strong background in high-speed IO interface simulations and PDN analysis. As a PISI Technical Leader, you will guide customers through Signal Integrity and Power Integrity signoff, model and optimize systemponents, and collaborate with various teams to ensure optimal package, PCB, die, interposer, and substrate designs.

Requirements

  • 10+ years of Power/Signal Integrity related experience.
  • Experience with high-speed IO interface simulations, including SerDes, PCIe
  • Experience with PDN analysis and simulation.

Responsibilities

  • Guide customers toplete Signal Integrity and Power Integrity signoff.
  • Model and optimize vias, connectors, sockets, breakouts, and various systemponents usingmercial tools.
  • Perform system-level signal integrity simulation in high-speed IOs such as PCIe, SerDes
  • Architect and simulate power delivery systems, including multiple dies, substrate, interposer, PCBs, and on-die PDN models.
  • Collaborate with multiple teams, including layout, design, and customers, to optimize package, PCB, die, interposer, and substrate designs.

Benefits

  • Employee may be eligible for performance bonus, short and long term incentive programs.
  • MediaTek provides a variety of benefits includingprehensive health insurance coverage, life and disability insurance, savings plan, Company paid holidays, Sick Leave, Vacation time, Parental leave, 401K and more.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service