Senior FPGA Engineer

Resonant Sciences-posted 4 days ago
Full-time • Senior
Onsite • Dayton, OH
Resume
Match Score
Upload and Match ResumeTrack Jobs with Teal

Resonant Sciences LLC has an immediate opening for a Senior FPGA Engineer to join our Dayton, Ohio team. The position provides an opportunity to join a fast-paced elite team whose primary mission is to support our Nation's War Fighters. The candidate for this position shall be a self-starter who can work independently, unsupervised, and with little guidance. The candidate will have an opportunity to be a member of a world-class team consisting of talented and dedicated engineers, technicians, and professionals who work together to interrupt and challenge the status quo to design and develop state-of-the-art technologies. We are seeking a Senior FPGA Engineer to design firmware for RF triggering and detection in support of interface mitigation, direction finding, and RF sensing. The selected Senior FPGA Engineer will have responsibility for the following areas:

  • Work with other engineers to coordinate efforts and meet project deadlines.
  • Collaborate with mechanical, automation, and electrical engineers on the design, build, and test of custom RF measurement systems.
  • Collect and analyze data using FPGA tools.
  • Travel to customer sites to provide training and support.
  • Work independently to form comprehensive solutions to complex engineering problems.
  • Able to communicate software designs and best practices coherently.
  • Perform other duties, as assigned.
  • Bachelor’s degree in engineering.
  • Five (5) or more years of engineering experience with an emphasis on FPGA design preferred.
  • Able to implement FPGA designs with Xilinx Vivado. This includes the ability to integrate various IP with RTL designs, address timing problems, and debug designs with logic analyzer.
  • Proficiency with VHDL required and proficiency with Verilog, C, and PetaLinux preferred.
  • Experience implementing DSP algorithms into FPGAs.
  • Experience interfacing FPGAs with ADCs using high-speed digital interfaces, including JESD.
  • Experience interfacing FPGAs with DDR3 and DDR4 SDRAM.
  • Experience interfacing FPGAs with high-speed serial IO.
  • Demonstrated ability in digital design principles and test techniques.
  • U.S. Citizenship required.
  • Ability to obtain and maintain a Secret security clearance required.
  • Master’s degree preferred.
  • Active clearance preferred.
  • Proficiency with Verilog, C, and PetaLinux preferred.
  • Become part of a high-tech work environment that is highly impactful, exciting, and collaborative.
  • Flexible working environment that enables our employees to balance work and personal life.
  • A comprehensive benefits package that includes medical, dental, vision and prescription benefits with extremely low employee cost share for you and your eligible dependents.
  • A well-funded Health Spending Account with standard account fees paid by Resonant Sciences.
  • 10 Federal Holidays (6 Standard, 4 Floating).
  • A flexible Paid Time Off plan for employees.
  • A generous retirement plan, subject to plan, IRS and ERISA rules.
Track Jobs with Teal

Job Search Resources

•
AI Resume Builder
•
FPGA Engineer Resume Examples
•
Cover Letter Examples

Tools

Career Hubs

Guides

Company

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service