About The Position

At Raytheon, the foundation of everything we do is rooted in our values and a higher calling – to help our nation and allies defend freedoms and deter aggression. We bring the strength of more than 100 years of experience and renowned engineering expertise to meet the needs of today’s mission and stay ahead of tomorrow’s threat. Our team solves tough, meaningful problems that create a safer, more secure world. Raytheon Vision Systems is seeking to hire a motivated Senior CMOS Integrated Circuit (IC) CAD Engineer to join the IC Design Team. In this position, you will be part of a talented team designing next-generation digital visible and infrared image sensors. A successful candidate will excel at collaborating in a fast-paced multidisciplinary team environment working to develop cutting-edge image sensor products. A well-qualified candidate will have an understanding of circuits, layouts, VLSI design and electronic design automation (EDA) tools. A strong background in the Siemens Calibre tool, including verification and SVRF coding experience, is a must for this position. The job involves both development of tools & processes and support of the design team, including communication with vendors and foundry suppliers. Due to the support nature of this role, this candidate should possess good interpersonal skills and have a genuine desire and aptitude to help others.

Requirements

  • Experience with MOSFET device behavior, CMOS layout including front-end devices structures, and VLSI design.
  • Experience installing, configuring, validating, and customizing foundry Process Design Kits (PDKs), including modification of technology files and integration into internal CAD design flows.
  • Experience in debugging SVRF (Standard Verification Rule Format) scripting language to define/modify DRC & DFM rules (including density fill) in Siemens (Mentor Graphics) Calibre tool.
  • Experience using Calibre to support, enhance, and debug foundry design rule checks (DRC) and antenna rule decks.
  • Experience writing automation and workflow scripts in Perl, C-Shell, and TCL within Unix environments, using Subversion (SVN) for version control and Cadence SKILL to customize Cadence EDA tools.
  • SOS administration experience.
  • Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and a minimum of 5 years of prior relevant experience.

Nice To Haves

  • M.S. or PHD in Electrical Engineering or Computer Science.
  • Familiarity with ROIC architecture and design concepts.
  • Experience with distributed computing environments.
  • Experience managing vendor support.
  • Experience with Digital Design and Signoff tools, such as Cadence Genus, Innovius, Tempus, Voltus, or Synopsys Design Compiler, IC Compiler, Fusion Compiler, PrimeTime, TestMAX.
  • Experience with simulators like Spectre, Ultrasim, and CustomSim.
  • Great interpersonal skills.
  • Passionate about providing excellent support for team members.

Responsibilities

  • Install, configure, and support foundry PDK’s.
  • Custom edit foundry technology files to define and implement RVS ICDC design methodologies.
  • Provide expert support to designers in debugging tools, foundry technology files and design errors, as well as develop flows and scripts to improve team productivity.
  • Support and maintain CAD tools used by IC designers including Virtuoso, DRC/LVS/PEX/PERC verification tools, extractions, and spice simulation tools.
  • Work with CAD tool vendors to identify and resolve bugs, improve tool usability, and evaluate new tools and features.
  • Develop infrastructure to support design work in new process technologies.
  • Act as Linux, Subversion (SVN) version control, and Keysight (Cliosoft) Design Data Management (SOS) administrator.
  • Communicate with vendors and foundry suppliers.

Benefits

  • A total rewards package that goes above and beyond with compensation; healthcare, wellness, and work/life benefits; career development and recognition programs.
  • Some of the benefits we offer include parental (including paternal) leave, flexible work schedules, achievement awards, educational assistance and child/adult backup care.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service