Senior AI Compiler Engineer

EricssonAustin, TX
Onsite

About The Position

Senior AI Compiler Engineer — Research Team Austin, Texas This is not a remote work opportunity. MLIR Architecture | Compiler Infrastructure | 5G/6G Silicon | Bare-Metal AI The Mission Most AI compiler engineers optimize models for GPUs that already exist. You're going to optimize them for silicon that doesn't yet. As our Senior AI Compiler Engineer, you're not porting a framework, tweaking a runtime, or wrapping CUDA libraries. You're doing something far rarer and far harder — building a complete MLIR-based compiler stack from the ground up, purpose-built to run massive AI models like Llama 3 on bare-metal 5G/6G telecommunications silicon, where there's no OS to bail you out and every byte of memory is accounted for. The gap between a research model and hardware-optimized silicon execution is one of the most technically brutal problems in the industry right now. You'll be the engineer who closes it. What You'll Actually Be Doing MLIR Architecture — Own the Stack You'll design and implement custom MLIR dialects from scratch — TableGen definitions, transformation passes, and the dialect conversion infrastructure that bridges the world of high-level AI graphs and the cold, hard reality of custom silicon. This is greenfield compiler work at its most consequential. Lowering & Legalization — Zero Tolerance for Approximation Take high-level computational graphs exported from JAX and StableHLO and lower them, step by step, into hardware-specific IR without losing a single bit of mathematical fidelity. Every op must legalize. Every semantic must survive the descent. Concurrency & Memory Modeling — Orchestrate the Machine There's no virtual memory here. No garbage collector. No safety net. You'll build static scheduling and tiling passes that choreograph data movement between HBM and on-chip local memory with surgical precision — because on this hardware, getting it wrong isn't a performance regression, it's a failure. Production C++ — Code That Ships to Silicon You'll maintain a high-performance, modular, LLVM-based compiler codebase where correctness and determinism aren't aspirational — they're required. This is production compiler engineering in the truest sense. Join our Team What You Bring

Requirements

  • MLIR Mastery — You've built custom passes and dialect conversions, written TableGen definitions, and navigated the full complexity of the MLIR framework in a real production context
  • Compiler Fundamentals — Deep, hands-on C++ and LLVM expertise: IR structure, pass pipelines, and code generation pipelines that actually ship
  • Framework Integration — You've exported and lowered real models from JAX, PyTorch, or TensorFlow — you understand the gap between a research checkpoint and a deployable IR
  • Dialect Expertise — You know StableHLO or XLA at the op-semantics level, not just the API surface

Nice To Haves

  • Experience targeting Embedded DSP or VLIW architectures — instruction scheduling, register pressure, the works
  • Advanced optimization depth: loop tiling, vectorization, quantization lowering, fixed-point arithmetic
  • Hardware-level awareness of DMA engines, multi-level memory hierarchies, and complex number handling in MLIR — the stuff most compiler engineers never touch

Responsibilities

  • Design and implement custom MLIR dialects from scratch
  • Take high-level computational graphs exported from JAX and StableHLO and lower them, step by step, into hardware-specific IR without losing a single bit of mathematical fidelity
  • Build static scheduling and tiling passes that choreograph data movement between HBM and on-chip local memory with surgical precision
  • Maintain a high-performance, modular, LLVM-based compiler codebase where correctness and determinism aren't aspirational — they're required

Benefits

  • Ericsson offers excellent health benefits including the choice of three medical plan options and a dental plan option that allow an employee to select the level of coverage that suits their needs. Employees will receive company credits in an amount equal to the cost that Ericsson pays toward the cost of their medical and dental premiums for themselves and eligible covered dependents.
  • The Ericsson US 401(k) Plan offers an automatic 3% company contribution and Ericsson match $1 for every $1 you put into the 401(k) Plan on the first 3% of your eligible pay, plus 50 cents on every $1 on the next 2% of eligible pay. When you contribute at least 5% of eligible pay, you are receiving Ericsson’s full matching contributions of 4%. Matching and company automatic contributions stop when your total eligible pay for the year reaches the IRS limits. Employees will also receive company credits in an amount equal to the cost of basic life insurance and basic accidental death and dismemberment coverage, as well as short-term and long-term disability coverage. Employees also have the option to participate in Ericsson’s Stock Purchase Plan.
  • New employees are provided a minimum of 15 days of accrued vacation, up to 3 personal days per year, 11 annual holidays, 8 hours of volunteer time, and 80 hours of sick time annually. Please note paid time off is pro-rated based on the employee’s start date. Furthermore, Ericsson provides up to 16 weeks of paid maternity leave and 6 weeks of parental or adoption leave at 100% of pay.
  • Ericsson offers many other company-paid benefits such as financial wellness programs, educational assistance, matching gifts, and recognition programs.

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Mid Level

Education Level

No Education Listed

Number of Employees

5,001-10,000 employees

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service