Integrated Circuit Design Engineer VI

FRONTGRADE TECHNOLOGIES
7d

About The Position

We are seeking a Master Digital Integrated Circuit Design Engineer to lead the design and execution of advanced digital and mixed-signal integrated circuits, with a focus on radiation-hardened microelectronics for space, military, and other radiation-rich environments. This role is hands-on in digital architecture, RTL design, synthesis, verification, and Design-for-Test (DFT), supporting IC development from architecture definition through silicon release. The ideal candidate demonstrates strong engineering and circuit-level troubleshooting skills, with an advanced understanding of digital, analog, and mixed-signal design. The individual will lead digital design efforts, define and implement radiation-hardening techniques such as triple modular redundancy (TMR), error correction codes (ECC), and collaborate with system architects and analog/mixed-signal designers to ensure seamless integration of digital designs into larger systems. They will also work closely with physical design engineers to address timing closure, power and area constraints, support floorplan reviews, and resolve design-for-physical issues.

Requirements

  • Bachelor's Degree in Electrical Engineering or Computer Engineering
  • Minimum twelve (12) years of experience implementing ASIC or FPGA designs using Verilog/SystemVerilog/VHDL.
  • OR (10) years of experience may be considered w/ a Masters Degree.
  • OR (7) years of experience may be considered w/ a PhD.
  • Strong aptitude to learn and apply best practices and techniques using EDA tools.
  • Able to decompose a complex set of product requirements into an execution plan.
  • This position requires access to technology, materials, software or hardware that is controlled by either ITAR or EAR U.S. export laws. As a condition to this job offer, in order to be employed in this position, you must be able to obtain an U.S. Government export license(s), as required by law.

Nice To Haves

  • Experience with computer architectures, computer systems, signal integrity, component selection would be a plus.

Responsibilities

  • Provide technical leadership for new Digital and Mixed-signal ASIC programs.
  • Collaborate with external and internal customers to define ASIC solution architectures.
  • Reviewing and editing target specifications (FRONTGRADE or External Customers) and translating them into design constraints.
  • Implement digital designs using RTL & Logic Synthesis methods (Verilog, VHDL, SystemVerilog).
  • Develop architectures and specifications for complex design blocks.
  • Add DFT (Design for Test) logic to the design to efficiently implement efficient testing of the design for manufacturing.
  • Interface with ASIC customers and FRONTGRADE internal Place & Route Engineers to ensure the ASIC customer designs are correctly implemented in silicon.
  • Develop verification plans, simulation environments, coverage metrics, and perform design verification for digital blocks and systems.
  • Use modern verification methods to verify digital blocks and systems, such as directed/constrained random, assertions, UVM, code coverage.
  • Use modern Static Timing Analysis and Formal Verification tools to verify the correctness of digital gate level implementations.
  • Use the ElectroMigration/IR drop analysis tools/results to address its impacts with the design.
  • Work as part of a cross functional team to develop cost estimates for new ASIC opportunities.
  • Continuously learn and stay current with EDA tools, modern design techniques, technology, architectures, and interfaces.
  • Have expert familiarity with design-data organization, version control, configuration management and automated procedures.
  • Partner with internal and external customers to develop technical solutions that enable new missions.
  • Provide technical report-outs to peers and occasionally external customers.
  • Support and lead project planning and Agile project development.
  • Support and lead proposal estimation and technical proposal write-ups for new program pursuits.

Benefits

  • Competitive Benefits: Medical (FSA + HSA), Dental, and Vision
  • Immediate 401K Vesting/Matching
  • Career Opportunity and Growth
  • Tuition Reimbursement
  • Student Loan Repayment
  • Generous PTO and 11 paid Holidays per year (9 regular and 2 floating)
  • 8 weeks of 100% Paid Family Leave
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service