IC Layout Design Engineer

IC EnableRichardson, TX
15dHybrid

About The Position

For over 20 years IC Enable has successfully provided design IP, IC products, services, and platform solutions to demanding customers ranging from startups to Fortune 50 members. Our design and product offerings focus on high reliability, mixed-signal and digital markets while our platform solutions focus on IDM, foundry and IP providers. Now is an exciting time to join our team as we continue to change the industry through experience in technology development, full-custom ASIC / SOC and electronics development across the Semiconductor, Medical and Defense industries, including some of the most challenging fabrication processes and product applications. Expand on your career in Integrated Circuit Layout Design with IC Enable. The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team executing full-custom integrated circuit development with specific responsibility for driving the layout and verification on complex, high-performance circuits with applications such as PLL, HSC, AGC, SerDes, ADC/DAC, Wireless systems, and custom logic. This position is best suited for a junior-mid level engineer who is hungry, humble and smart and is excited about growing his or her skillset in integrated circuit layout design and physical design. Job Location and Work Mode: Richardson, TX (Hybrid; In Office 3 Days A Week) Remote eligibility available for qualified candidates, up to managements discretion

Requirements

  • 3-5 years experience in layout and verification tools and methodologies for RF/Analog/Mixed Signal ICs
  • 3-5 years experience in Cadence layout (Virtuoso, VXL) and Calibre verification (ERC, DRC, LVS)
  • Demonstrated success in delivering quality work product
  • Debugging and analytical skills with complex technical concepts
  • Experience in DFM hierarchical layout construction for efficient verification and integration
  • Must understand techniques for managing layout dependent effects i.e. IR drop, RC delay, electron-migration, self- heating and crosstalk
  • Comprehensive understanding of matching, shielding, guard rings and latch up
  • Proficiency in PERL or SKILL scripting is a plus
  • Strong verbal and written communication
  • Bachelor’s Degree in Electrical Engineering or Applicable Field

Nice To Haves

  • FinFET or GAA preferred, but not required

Responsibilities

  • Delivering on project assignments with integrity, commitment, and excellence
  • Efficiently laying out sensitive RF, Analog and Mixed Signal circuits conforming to all physical design verification (PDV) requirements while balancing demanding area, performance, and power specifications
  • Identifying quality and reliability improvements in IC circuit and layout design
  • Supporting or performing design verification from sub-block up through top-level
  • Collaborating effectively with local and remote team members
  • Developing accurate layout design schedules and resource estimates
  • Proactively looking for continuous improvement opportunities in the flow, layout and design methodologies

Benefits

  • Medical
  • Dental
  • Vision and Ancillary benefits
  • 401K Plan with Company Match program
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service