About The Position

The Design Implementation Engineer will work in Qualcomm's Adreno GPU team and will be responsible for managing all aspect of front end implementation design challenges and methodology. As a member of the Graphics team, the successful applicant will integrate, implement and deliver state of the art GPU cores and will be working closely with the graphics microarchitecture and physical design teams to push and meet very aggressive Power, Performance and Area (PPA) targets. This role is a hands on role which include working with execution driven teams for tape-outs by supporting new methodologies and new flows required to address better PPA. The successful candidate will possess in-depth understanding of ASIC design flow and the challenges posed by advanced deep sub-micron technologies. The ideal candidate would have/able to demonstrate the following: Experience with digital design and RTL synthesis Experience with front end EDA tools such as Synopsys Next Generation tools, Conformal LEC, Synopsys Formality and Synopsys PrimeTime Strong understanding of CMOS circuit design and design techniques to push Power, Performance and Area of complex designs Ability to think outside the box for innovative solutions to improve power and eliminate performance bottlenecks Strong understanding of GPU micro-architecture and collaborate with RTL designers to improve bottlenecks for power and performance Solid working knowledge of scripting skills including tcl, perl or python Excellent communication skills and collaborating in a team environment is a must Excellent debug and analytical skills

Requirements

  • Experience with digital design and RTL synthesis
  • Experience with front end EDA tools such as Synopsys Next Generation tools, Conformal LEC, Synopsys Formality and Synopsys PrimeTime
  • Strong understanding of CMOS circuit design and design techniques to push Power, Performance and Area of complex designs
  • Ability to think outside the box for innovative solutions to improve power and eliminate performance bottlenecks
  • Strong understanding of GPU micro-architecture and collaborate with RTL designers to improve bottlenecks for power and performance
  • Solid working knowledge of scripting skills including tcl, perl or python
  • Excellent communication skills and collaborating in a team environment is a must
  • Excellent debug and analytical skills
  • Bachelor’s degree in Electrical/Computer Engineering or related field with 5+ years of direct front end implementation and physical design work experience
  • Master’s degree in Electrical/Computer Engineering or related field with 4+ years of direct front end implementation and physical design work experience
  • PhD in Electrical/Computer Engineering or related field with 5+ years of direct front end implementation and physical design work experience
  • Strong background and experience working with industry standard Synthesis and Place and Route tools including Signoff tools
  • Hands on experience taping out designs in sub-micron technology node design < 10nm
  • Expect strong self-motivation and time management skills
  • Bachelor's degree in Computer Engineering, Computer Science, Electrical Engineering, or related field and 4+ years of Software Engineering, Hardware Engineering, Systems Engineering, or related work experience.
  • Master's degree in Computer Engineering, Computer Science, Electrical Engineering, or related field and 3+ years of Software Engineering, Hardware Engineering, Systems Engineering, or related work experience.
  • PhD in Computer Engineering, Computer Science, Electrical Engineering, or related field and 2+ years of Software Engineering, Hardware Engineering, Systems Engineering, or related work experience.

Nice To Haves

  • Hands-on working experience in Physical design implementation is an advantage
  • Working knowledge of sub-micron technology process nodes eg. 5nm, 4nm and below is highly advantageous (FINFETs and GAA)
  • Knowledge and experience of graphics design and development
  • Excellent interpersonal and team skills yet able to work independently and able to provide insights to solve complex problems, unique and detailed issues
  • Familiar with the latest industry standard EDA tools for synthesis, formal verification, timing analysis and physical design
  • Solid experience with leading a high performance team to push aggressive PPA targets is advantageous
  • Strong background in VLSI design, scripting

Responsibilities

  • managing all aspect of front end implementation design challenges and methodology
  • integrate, implement and deliver state of the art GPU cores
  • working closely with the graphics microarchitecture and physical design teams to push and meet very aggressive Power, Performance and Area (PPA) targets
  • working with execution driven teams for tape-outs by supporting new methodologies and new flows required to address better PPA

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Mid Level

Number of Employees

5,001-10,000 employees

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service