ASIC Security Architect

Marvell TechnologySanta Clara, CA

About The Position

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world, enabling new possibilities across enterprise, cloud and AI, and carrier architectures. Marvell is a place to thrive, learn, and lead for those looking to make their mark on purposeful and enduring innovation. The Rack Scale Switching Architecture team defines the architectural framework for data center switch ASICs, as well as other intra-rack and inter-rack scale components. Rack scale networking is a fast-growing segment in both the technology industry and Marvell’s business, underpinning the performance of AI training and inference workloads. As a technology leader, Marvell develops products deployed by leading AI infrastructure providers worldwide. The ASIC Security Architect serves as a senior technical leader within the company, guiding the evolution of capabilities across leading-edge SoCs and driving innovation to sustain the company’s technology leadership. This role encompasses end-to-end ownership of the hardware architecture throughout the full lifecycle of SoC products. You will collaborate with marketing and business development teams to identify use cases with impactful value for customers, and with all technical teams (Design, Verification, Physical Design, Systems, Software) to deliver new SoC architecture features and define Soft/Hardware co-designs. You will conduct detailed performance analyses of architectural features and applications, evaluating power-performance-area trade-offs, and apply performance modeling techniques to analyze complex use cases where appropriate. You will apply your domain expertise across one or more areas, including Platform Security, Silicon Root-of-Trust, Trusted Computing, Embedded CPU Subsystems, and Data Network Switching. You will be responsible for authoring detailed architecture specifications and defining robust validation plans. You will participate in different industry workgroups, including TCG, OCP, DMTF, Caliptra, PCI-SIG, CXL, UALink, and other HPC and AI workgroups, and will file patent applications for novel technologies developed within our architectures.

Requirements

  • 15+ years of experience with a Master’s degree, or 10+ years of experience with a PhD, in Electrical Engineering and Computer Engineering.
  • Demonstrated excellence in written and verbal communication, with the ability to clearly articulate complex architectures and algorithms in technical documents and presentations.
  • Exceptional creativity and problem-solving ability in developing optimal architectural solutions for ASIC products.
  • Proven track record of successfully delivering ASIC product architectures, including comprehensive architecture documentation and pseudocode.
  • Proven track record of successfully guiding design and verification teams to complete the implantation of ASIC products.
  • Good working knowledge of ASIC security including root-of-trust, TEE, data encryption and access control.

Nice To Haves

  • Solid understanding of industry-standard interconnect protocols, such as PCIe, CXL, UALink, and Ethernet.
  • Extensive experience in ARM CPU subsystem architecture, including memory subsystem and cache subsystems.

Responsibilities

  • Serve as a senior technical leader within the company.
  • Guide the evolution of capabilities across leading-edge SoCs.
  • Drive innovation to sustain the company’s technology leadership.
  • Encompass end-to-end ownership of the hardware architecture throughout the full lifecycle of SoC products.
  • Collaborate with marketing and business development teams to identify use cases with impactful value for customers.
  • Collaborate with all technical teams (Design, Verification, Physical Design, Systems, Software) to deliver new SoC architecture features and define Soft/Hardware co-designs.
  • Conduct detailed performance analyses of architectural features and applications, evaluating power-performance-area trade-offs.
  • Apply performance modeling techniques to analyze complex use cases where appropriate.
  • Apply domain expertise across one or more areas, including Platform Security, Silicon Root-of-Trust, Trusted Computing, Embedded CPU Subsystems, and Data Network Switching.
  • Author detailed architecture specifications.
  • Define robust validation plans.
  • Participate in different industry workgroups, including TCG, OCP, DMTF, Caliptra, PCI-SIG, CXL, UALink, and other HPC and AI workgroups.
  • File patent applications for novel technologies developed within our architectures.

Benefits

  • Exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments.
  • Offerings built around four key pillars: financial well-being, family support, mental and physical health, and recognition.
  • Employee stock purchase plan with a 2-year look back.
  • Family support programs to help balance work and home life.
  • Robust mental health resources to prioritize emotional well-being.
  • Recognition and service awards to celebrate contributions and milestones.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service