Technical Staff Engineer - Design

Microchip Technology Inc.San Jose, CA
1d$91,000 - $232,000

About The Position

Microchip’s Data Center Solutions (DCS) Business Unit delivers industry-leading performance, reliability, and security for Storage Controllers, PCIe Switches, and NVMe solutions. As a Technical Staff Engineer-Design, you will provide technical leadership for our Enterprise Flash Controller product line and drive the architecture, microarchitecture, and RTL design of complex SoCs powering next-generation data centers and accelerators. The ideal candidate will have deep expertise in ASIC/SoC design for Enterprise Flash Controllers, PCIe-based systems, switching, and memory attachment. You will work closely with architecture, verification, emulation, firmware, physical design, validation, and software teams, as well as internal and external customers, to deliver current and next-generation products from concept through silicon bring-up. At Microchip, we foster continuous learning in a challenging and rewarding environment. If you are looking for an opportunity to innovate, lead, and make high-impact contributions in data center storage, we’d like to hear from you.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field; Master’s degree preferred.
  • 12+ years of relevant industry experience in ASIC/SoC design, computer system design, or related semiconductor development.
  • Strong experience in PCIe-based Enterprise Flash Controller design.
  • Experience with PCIe, DDR, and ONFI/Toggle NAND is highly desired.
  • Proven ability to develop detailed microarchitectural specifications and translate them into production-quality RTL.
  • Strong hands-on experience with SystemVerilog-based RTL development.
  • Experience with all aspects of the SoC/ASIC design flow, including design, verification collaboration, integration, synthesis, timing/power-aware design, and post-silicon support.
  • Proven track record of successful delivery of silicon IPs and SoCs to production.
  • Strong debugging and problem-solving skills across RTL, subsystem, and SoC-level issues.
  • Excellent verbal and written communication skills, with the ability to drive technical discussions across cross-functional teams.
  • Strong teamwork, planning, and execution skills, with the ability to set direction and thrive in a fast-paced environment.

Nice To Haves

  • Master’s degree preferred.
  • Experience with PCIe, DDR, and ONFI/Toggle NAND is highly desired.
  • Participation in relevant standards bodies and ability to represent Microchip in industry forums is a plus.

Responsibilities

  • Lead the design and development of next-generation Data Center Storage products, including enterprise-class NVMe Solid State Drive (SSD) controllers and other PCIe-based products.
  • Own key ASIC/SoC design areas through all phases of development, from architecture definition and microarchitecture to RTL implementation, integration, and silicon bring-up support.
  • Develop detailed microarchitectural specifications for complex subsystems and drive high-quality RTL implementation in SystemVerilog.
  • Design and integrate blocks involving industry-standard protocols such as PCIe, ONFI/Toggle NAND, AMBA AXI, and DDR4/5.
  • Collaborate closely with architecture, verification, emulation, firmware, validation, and physical design teams to ensure robust feature execution and first-silicon success.
  • Debug and root-cause design issues across simulation, emulation, FPGA, and silicon environments.
  • Drive design quality with focus on performance, power, area, timing, testability, and scalability.
  • Support pre-silicon and post-silicon activities to ensure features meet architectural and product requirements.
  • Evaluate and provide recommendations for architecture choices, third-party IP, design methodologies, and vendor solutions.
  • Stay current on the latest SoC and storage trends and incorporate relevant innovations into design methodologies and product development.
  • Provide technical leadership and mentorship to junior engineers across design activities.

Benefits

  • We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments.
  • In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature.
  • Find more information about all our benefits at the link below: Benefits of working at Microchip
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service