Technical Staff Engineer - Architecture (System Interconnect)

Microchip • San Jose, CA

95d • $88,000 - $232,000

About The Position

Microchip Technology FPGA Business group is seeking a highly skilled and experienced System Interconnect Architect to join our dynamic team. The successful candidate will be responsible for leading cross-functional teams to deliver high-performance IP integrations into our FPGA products, that meet market & customer requirements across a broad range of application spaces. This position is in the Silicon Architecture team of Microchip’s FPGA Division. Microchip is a major supplier of low-power and highly-reliable field-programmable gate arrays (FPGAs). Our FPGAs are used in a wide variety of applications, including embedded vision; digital signal processing; machine learning; industrial and medical equipment; and satellites. Microchip is also a pioneer in embedding RISC-V processors in FPGAs. The successful applicant will work as part a core team to develop future FPGA device products and will collaborate with other engineering disciplines to model, develop, verify, and integrate System Interconnect components such as IO, hard IP blocks, hard & soft IP solutions, that interoperate with overall configuration and security features to deliver performant FPGA products.

Requirements

• MS or higher in EE, CS, CE or other applicable disciplines
• 12+ years of relevant experience
• Proven experience in ASIC & FPGA IP development, integration, and deployment, including all stages of development from Synthesis, constraint management, place & route, floor planning, timing closure, CDC/RDC
• Knowledge and experience with system-level performance modeling in TLM/SystemC/Other will be an advantage
• Proven ability to work cross-functionally with other architects, designers, and back-end implementation teams
• Knowledge and experience with Synopsys & Cadence ASIC flows

Nice To Haves

• Experience in technical leadership and people management will be an advantage
• Scripting for EDA in Perl, Python, Tcl will be an advantage

Responsibilities

• Lead cross-functional teams to deliver high-performance IP integrations into Microchip FPGA products
• Work on ASIC & FPGA IP development, integration, and deployment for System Interconnect such as PCIe, CXL, DDR, NOC, High Speed Serial Transceivers, High Performance Parallel IO interfaces
• Understand customer use models and the role of IP in overall system architecture
• Work cross-functionally with other architects, designers, and back-end implementation teams
• Lead and manage other engineers in the team

Benefits

• Competitive base pay
• Restricted stock units
• Quarterly bonus payments
• Health benefits that begin day one
• Retirement savings plans
• Industry leading ESPP program with a 2 year look back feature

What This Job Offers

• Job Type: Full-time
• Career Level: Senior
• Education Level: Master's degree
• Number of Employees: 5,001-10,000 employees