Summer Intern, Foundry

CadenceSan Jose, CA
55d

About The Position

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Detailed understanding of physical design automation flow and EDA tool functions. Running EDA tools in each technical area to qualify the flow automation and QA. Generating feedback for bug fixes and enhancements. Developing documentation for knowledge sharing and training. Tracking project schedules and documenting all phases of work.

Requirements

  • Understanding of ASIC design flow.
  • Good knowledge of physical design automation flow, Tcl or Perl scripting , MS Office.
  • VLSI design experience.
  • RTL design using Verilog HDL is preferred.
  • Good trouble-shooting skills.

Nice To Haves

  • RTL design using Verilog HDL is preferred.

Responsibilities

  • Detailed understanding of physical design automation flow and EDA tool functions.
  • Running EDA tools in each technical area to qualify the flow automation and QA.
  • Generating feedback for bug fixes and enhancements.
  • Developing documentation for knowledge sharing and training.
  • Tracking project schedules and documenting all phases of work.

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Career Level

Intern

Industry

Ambulatory Health Care Services

Number of Employees

5,001-10,000 employees

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service