Staff Layout Designer, NVEG

Micron TechnologySan Jose, CA
12d$58 - $122

About The Position

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Department overview: The Non-Volatile Engineering Group at Micron contributes to the development of memory products that are best-in-class in terms of die size, performance, reliability, and power. Our primary mission is to innovate and develop groundbreaking solutions that improve the performance and reliability of non-volatile memory products. Position overview: As a Staff Layout Designer, you will develop and prepare multi-dimensional layouts. You will provide detailed drawings of semiconductor devices from schematics and related geometry provided by design engineers, verify data integrity, and take the lead in major block developments. You’ll be expected to communicate effectively with other functional groups across global sites, e.g. TD, design, verification, and CAD. We’re seeking a self-starter who can learn rapidly and adapt quickly to changing priorities.

Requirements

  • AS or AAS in Electronics, Electrical Engineering, or a related field plus 10 years of direct experience in semiconductor layout design
  • Deep working knowledge of EDA tools (i.e. Cadence Virtuoso, Synopsys, Calibre)
  • Demonstrate a strong ability to debug problems through root-cause analysis, find effective and efficient solutions, and collaborate with the engineering staff
  • Skilled in developing and applying custom layout, floor‑planning, signal-planning and power‑planning methodologies
  • Strong verbal and written communication skills
  • In-depth understanding of design rules and delivering quality layouts
  • Strong physical verification analysis and debugging skills

Nice To Haves

  • 15+ years direct experience in semiconductor layout design
  • BS degree in a related field
  • Project leadership in quality optimization, die size shrinkage
  • IC layout design experience with NAND, DRAM and/or SRAM
  • Programming skills and AI experience relevant to layout workflow

Responsibilities

  • Organize and prioritize logistics and resource allocations to meet scheduled deadlines and proactively develop methodologies for issue resolution
  • Contribute to group management and technical innovation
  • Assign resources, schedule tasks, provide direction, and deliver quality-controlled results
  • Contribute to projects in a globally distributed design/layout environment
  • Effectively mentor junior team members
  • Contribute to the improvement of layout efficiency through the development of automation and new methodologies
  • Lead, plan, and deliver major blocks and product revisions.

Benefits

  • Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future.
  • We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.
  • Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
  • Additionally, Micron benefits include a robust paid time-off program and paid holidays.
  • For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service