Maxlinear-posted 2 months ago
$104,728 - $162,656/Yr
Full-time • Mid Level
Carlsbad, CA
1,001-5,000 employees
Electrical Equipment, Appliance, and Component Manufacturing

MaxLinear is seeking a Staff ASIC Verification Engineer to join our team. In this role, you will focus on defining SoC verification strategies, test plans, and execution plans with the ASIC Verification team. You will own IP level ASIC verification efforts toward SOC T/O and implement best industry practices for SoC verification. Your goal will be to improve and harmonize verification methodologies across the organization to maximize efficiency and predictability of outcomes. You will deliver test bench architecture, functional models, complete test environments, and test suites that meet coverage targets to ensure first-time silicon success. Additionally, you will collaborate with the design team and project stakeholders on testability improvements and on the debug process during test bench bring-up.

  • Define SoC verification strategies, test plans, and execution plan with ASIC Verification team
  • Own IP level ASIC verification efforts toward SOC T/O
  • Implement best industry practices for SoC verification; improve and harmonize verification methodologies across the organization to maximize efficiency and predictability of outcome
  • Deliver test bench architecture, functional models, complete test environments, and test suites meeting coverage targets to ensure first-time silicon success
  • Collaborate with design team and project stakeholders on testability improvements and on debug process during test bench bring up
  • Track record in verification strategy development and execution for large SoCs and signoff with coverage metrics
  • Hands-on knowledge of UVM methodology, System Verilog, C/C++
  • Implementation of directed and constrained random test benches for communication physical layer, Ethernet networking, packet processing, PCIE and multi-CPU environments
  • Knowledge of verification IP and functional coverage techniques
  • Experience with gate level simulations of delay annotated netlists
  • Exposure to FPGA emulation and lab validation
  • Self-motivated, excellent communication skills, and ability to excel and to provide leadership in a fast-paced environment
  • BS in Electrical Engineering or related + 5 years of experience, or MS + 3 years of experience, or Ph.D.
  • Health care benefits
  • 401k savings plan
  • Employee Stock Purchase Plan (ESPP)
  • Paid time off
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service