Amazon-posted 8 days ago
Full-time • Mid Level
Cupertino, CA
5,001-10,000 employees

Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server chips. Our success depends on our world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of custom silicon in our data centers.

  • verify custom chip designs at the SOC level
  • integrate 3rd party IPs and VIPs into the SOC testbench
  • create comprehensive testplans, write robust random testcases, and execute coverage plans
  • maintain autosmoke and regression infrastructure
  • dive deep into bugs and triages
  • mentor junior engineers
  • BS Degree or Higher in EE or CS or CE.
  • 8+ years of design verification experience using System Verilog and UVM
  • 8+ YOE in testbench development including: stimulus, checkers, assertions and coverage
  • Experience verifying multiple levels of design including: custom blocks, IP blocks, sub-systems, and fullchip SOC system testing.
  • Experience using multiple verification platforms.
  • Experience with C/C++ and Object-Oriented Programming.
  • Experience with scripting languages, for e.g. Python.
  • Experience with AMBA protocols, for e.g. AHB/APB/AXI
  • Experience with interconnect protocols, for e.g. PCIe and UCIe
  • Experience with memory sub-systems, including cache coherency and synchronization techniques
  • Experience with verifying complex CPU, GPU, or ML accelerator designs
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service