Sr. Principal Design Engineer

Marvell TechnologySanta Clara, CA
1d

About The Position

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact As a Senior Principal Digital IC Design Engineer at Marvell, you will be part of the Data Center Group (DCG) – Connectivity Business Group, contributing to the development of cutting-edge hardware solutions. As a member of our design team, you’ll play a pivotal role in designing and implementing world-class ASICs that power products for industry-leading customers. This is an opportunity to collaborate with top-tier technologists and grow your career in an environment that values innovation, transparency, and execution.

Requirements

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 20+ years of related professional experience.
  • Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 18+ years of experience.
  • Verilog/System Verilog RTL coding with System Verilog assertions
  • Well-versed in all stages of the ASIC design flow (including specification, architecture and design implementation, prototype bring-up)
  • Has worked on complex chips such as PCIe, CXL, Ethernet, or UALink Switches
  • Expertise in PCIe, CXL, or UALink architecture
  • Expertise in micro architecture and translating requirements into design
  • Expertise in interacting with 3rd party IP vendors and customers
  • RTL design experience, synthesis, static-timing closure, formal verification, gate-level simulations, and block-level functional verification.
  • Experience in implementation/timing closure for high-speed design.
  • Hands-on experience for all aspects of the chip-development process, with proficiency in front-end design tools and methodologies, is a plus.

Responsibilities

  • Working with the architecture team to understand the feature enhancement needs.
  • Implement a specification using RTL coding techniques.
  • Ensuring all quality criteria is met.
  • Work with the physical design teams for synthesis and timing signoff.
  • Work with the Verification team on pre-silicon verification tasks such as reviewing the verification test plan, coverage analysis, and full-chip simulation and related debug.
  • Define the sub system architecture, micro-architecture and register specification for highly complex SoCs.
  • Drive and participate in specification writeup
  • Conduct detailed performance, architectural and design requirement reviews with cross-functional teams, IP Vendors and customers
  • Implement a specification using RTL coding techniques and best practices
  • Work with third party vendors to define customization requirements of third party IPs
  • Work with the physical design teams, reviewing and providing guidance in floorplanning, power analysis, synthesis and timing signoff.
  • Work with the verification team on pre-silicon verification tasks such as reviewing the verification test plans, coverage analysis, full-chip simulation and emulation, performance and power analysis and debug
  • Help develop and/or evaluate design and verification methodologies and participate in improving existing ones
  • Collaborate with and provide guidance to the post silicon and software teams for silicon bring up and performance tuning
  • Provide mentorship to the more junior team members

Benefits

  • Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments.
  • Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition.
  • Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones.
  • We look forward to sharing more with you during the interview process.
  • All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
  • Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service