Tenstorrent-posted 3 months ago
$100,000 - $500,000/Yr
Entry Level
Santa Clara, CA
501-1,000 employees
Professional, Scientific, and Technical Services

Tenstorrent is seeking a SoC Design Verification Engineer to validate the Chiplet Communication Engine (CCE) and enable seamless multi-chip integration. In this role, you will design and execute tests, build infrastructure, and debug issues across chiplet-based SoCs. You'll have the opportunity to work with remote mentorship while contributing to the foundation of scalable multi-die systems. This role is hybrid, based out of Boston, Toronto, Ottawa or Santa Clara.

  • Develop and maintain CCE-focused tests and supporting DV infrastructure.
  • Write, execute, and track test plans for chiplet and multi-chip SoC designs.
  • Use C/C++ to develop tests compiled, loaded, and executed directly on the DUT.
  • Triage, analyze, and debug issues in close collaboration with design and architecture teams.
  • Proficient in SystemVerilog, SV-UVM, Python, and C/C++ with strong verification skills.
  • Experienced in writing test plans, building infrastructure, and debugging hardware/software flows.
  • Comfortable working with remote mentorship and distributed teams.
  • Familiar with AI-assisted tools like Copilot, Cursor, and Claude to accelerate verification.
  • Highly competitive compensation package
  • Equal opportunity employer
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service