Sr Design Verification Engineer

Encore SemiSunnyvale, CA
6d$135,000 - $165,000Remote

About The Position

The ASIC Verification Engineer will play a crucial role in executing a comprehensive test strategy for future ASIC development. You will be part of a team creating automated regression suites, executing verification methodologies, and ensuring seamless integration with design teams to meet critical project milestones.

Requirements

  • BS or MS in Electrical/Computer Engineering or equivalent.
  • 10+ years of experience in ASIC verification.
  • Proficiency in SystemVerilog for verification.
  • Strong experience with UVM frameworks.
  • Familiarity with Cadence Xcelium simulators or similar tools.
  • Detail-oriented with strong analytical and problem-solving skills.
  • Experience working on Linux-based systems.
  • Knowledge of scripting languages such as Python or TCL.
  • Knowledge of DSP algorithms and Mixed Signal systems.

Benefits

  • 15 days of PTO per calendar year
  • 10 paid Holidays per calendar year
  • Comprehensive Medical Benefits: Company covers 80% of premiums for Employee and Dependents
  • Dental & Vision: Company covers 50% of premiums for Employee and Dependents
  • Voluntary Benefits: Life Insurance, FSA (Health and Dependent, Limited Purpose), HAS, and Gap Insurance
  • Employee Assistant Program (EAP)
  • 401k - Traditional & Roth
  • Life/AD&D and Long-Term Disability
  • Tuition reimbursement
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service