Senior SRAM Circuit Design Engineer

NvidiaSanta Clara, CA
75d$168,000 - $310,500Hybrid

About The Position

The Advanced Technology Group (ATG) at NVIDIA is an organization of process, CAD, design, and test engineers that works closely with foundry partners and internal design groups. The team defines and prototypes sophisticated process, design, and yield methodologies and ensures product groups are well-positioned for the next generation. We are looking to hire a skilled and creative SRAM circuit designer to help achieve these goals in a high-visibility position.

Requirements

  • BSEE minimum or equivalent experience, MSEE or PhD preferred
  • 10+ years of SRAM design experience with strong background in layout, process understanding, and DRC rules on advanced FinFET processes
  • Prior design experience in single-port, dual-port, multi-port, or register file SRAM-based macros required, including complex circuits like self-timed logic and senseamps
  • Scripting ability to parse data and automate tasks
  • Successful track record of delivering designs to production

Nice To Haves

  • Self-motivation, attention to detail, and good written, verbal, and presentation skills are critical to success in this role
  • Expertise with Vmin/Vmax assist techniques
  • Foundry interface and program management skills
  • Familiarity with Cadence SKILL
  • Lab testing/debug experience

Responsibilities

  • Evaluate and explore the inner workings of foundry models and CAD tools, maintain testcases, automate PDK evaluation, and publish benchmarks
  • Extensive model-vs-silicon data analysis, exploring device and wire models, as well as higher-level SRAM bitcell issues like Vmin, Vmax, and Iread
  • Collaborate with architecture, RTL, place & route, DFT, CAD, circuit design, yield operations, and even external foundries to provide guidance and data analysis on RAM design issues, such as silicon bringup/yield, architectural planning, redundancy/repair, testing, low-voltage operation, and DRC/DFM impact
  • Transistor-level circuit design, layout implementation, physical and logical verification, and debug of SRAM macros and test structures for early test vehicles on advanced processes, focusing on design for testing and yield analysis
  • Evaluate existing and pursue new memory design trends for applicability to future NVIDIA products and processes

Benefits

  • Competitive salaries
  • Generous benefits package
  • Equity eligibility

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Senior

Industry

Computer and Electronic Product Manufacturing

Education Level

Master's degree

Number of Employees

5,001-10,000 employees

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service