Senior RTL Engineer

ARM • Austin, TX

157d • $156,500 - $211,700 • Hybrid

About The Position

As an Interconnect RTL Design Engineer, you will be part of the Systems team focused on next-generation interconnects targeting high-end mobile, automotive, networking, and enterprise markets. You will take part in specification, microarchitecture and RTL design of high-performance, energy-efficient interconnects. You will also be considering functional safety aspects of the design that include exploration, analysis and implementation.

Requirements

• BS/MS in Electrical and/or Computer Engineering with between 4-8 years of experience.
• Good understanding of all stages of the design cycle: initial concept, specification, implementation, verification, documentation and support.
• Ability to understand/drive/challenge technical solutions.
• Experience with System Verilog RTL design, coupled with design synthesis targeted to achieve specified frequency, power, and area targets.
• Experience with lint/CDC/RDC, SVA, and at least one formal tool (e.g., Jasper/VC Formal) for protocol and liveness properties.
• Comfortable with synthesis/STA (Design Compiler/Genus, PrimeTime/Tempus) and debug across sim, emulation, and silicon.
• Good interpersonal and teamwork skills.
• Clear, data-driven communication.

Nice To Haves

• Experience with interconnect and bus architecture.
• Interconnect concepts: virtual channels, arbitration, QoS, wormhole/credit flow control, deadlock/livelock avoidance, packetization/flits, PCIe etc.
• Knowledge of AMBA protocols (e.g. AMBA5 CHI, AMBA5 AXI, ACELite, AMBA5 APB etc.) is a plus.
• Experience with power aware RTL design methodologies and analysis tools.
• Low-power design (UPF/CPF), power/clock gating, retention, DVFS.
• Experience of working in a functional safety related development project applying standards such as ISO 26262 and/or IEC 61508.

Responsibilities

• Accountable for one or more functional units of the Interconnect while working closely with performance modeling, validation, and implementation teams to meet all functional requirements and performance, power, area (PPA) goals.
• Understanding the high-level specification and requirements of functional units of Interconnect products.
• Define the Micro-architecture for a unit and develop Verilog RTL logic design for the unit.
• Using power aware design methodologies, analyzing early results from tools like RTL PowerPro, and incorporating feedback to improve power.
• Collaborate with verification team on the test plan development for the blocks and verification closure.
• Analyze synthesis/timing reports, identify and address critical areas to meet the PPA targets.

Benefits

• Competitive salary range of $156,500-$211,700 per year.
• Flexible hybrid working environment.
• Commitment to diversity and equal opportunities.
• Support for accommodations during the recruitment process.

What This Job Offers

• Education Level: Bachelor's degree