Senior Physical Design Methodology Engineer
About The Position
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life's work, to amplify human inventiveness and intelligence. NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer(s) to join our outstanding Networking Silicon engineering team, developing the industry's best high speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in crafting our groundbreaking and innovating chips, enjoy working in a meaningful, growing and professional environment where you make a significant impact in a technology-focused company.
Requirements
- MS in Electrical or Computer Engineering (or equivalent experience)
- Minimum 5 years experience in Physical Design Engineering
- Familiar with aspects of chip design including Floor planning, Clock and Power distribution, Place and Route, Integration and Verification.
- Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence.
- Familiar with various process related design issues including Design for Yield and Manufacturability, EM and IR closure and thermal management.
- You'll need to have expertise and in-depth knowledge of industry standard EDA tools.
- Proficiency in programming and scripting languages, such as, Perl, Python, and C++.
Responsibilities
- Developing physical design methodologies for implementation of graphics processors and SOCs.
- Key responsibility includes developing unique and creative solutions to the state of the art physical design problems that are needed for NVIDIA chips.
- Participate in developing flow and tool methodologies for chip floorplan, power and clock distribution, chip assembly and P&R, timing analysis and closure, power and noise analysis and back-end verification across multiple projects.
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Mid Level
Industry
Computer and Electronic Product Manufacturing
Number of Employees
5,001-10,000 employees
