Senior ODM Hardware Design Engineer

Arista NetworksSanta Clara, CA
3d$130,000 - $225,000

About The Position

Working closely with cross-functional teams including software, product management, and manufacturing, our engineers innovate on system architectures, high-speed PCB designs, and signal integrity to deliver state-of-the-art products that drive network performance and reliability. Our Hardware Design Engineering team is at the forefront of developing high-speed networking and Ethernet products used in Enterprise campuses, hyperscale datacenters and bleeding edge AI clusters. The team is responsible for the end-to-end design and development of advanced hardware solutions that meet the demands of modern networking environments. Candidates for this position would be responsible for the entire hardware design process: Authoring Functional Specifications Selecting and Qualifying Components Schematic Capture (both flat and hierarchical) Working closely with eCAD teams on PCB layout and component footprints Working with internal teams to run (or run your own) signal integrity simulations on both power and datapath signals Specifying PCB stackup and fabrication details with various PCB vendors Working closely with local and overseas Contract Manufacturers (CM), from proto through production Lab bring up and debug of prototypes Driving complex system debug between software, hardware, and test teams Training CM for high yield test and manufacturing Guiding groups of engineers and mentoring younger engineers

Requirements

  • BSEE or MSEE
  • 10+ years of relevant experience in hardware engineering
  • Experience working with ODM and JDM
  • Experience designing Networking Hardware, particularly Ethernet switching
  • Embedded x86/ARM system design is highly desirable
  • Experience working with systems featuring WiFi/Cellular/other RF
  • Experience working with High speed interfaces, such as DDR, PCIe
  • Writing specifications and drawing schematics for high complexity boards
  • Working closely with CAD designers on complicated layout and routing
  • Working closely with Software and test engineers to bring-up and debug systems
  • Familiarity with signal integrity and power integrity concepts and tools, such as: impedance, PDN’s, differential routing, insertion loss, S-parameters, TDR’s, VNA’s
  • Experience with mass production Design for Manufacturability (DFM)
  • FPGA design and system simulation using Verilog
  • Working with Contract Manufacturers
  • Successfully taking products from concept to production

Responsibilities

  • Authoring Functional Specifications
  • Selecting and Qualifying Components
  • Schematic Capture (both flat and hierarchical)
  • Working closely with eCAD teams on PCB layout and component footprints
  • Working with internal teams to run (or run your own) signal integrity simulations on both power and datapath signals
  • Specifying PCB stackup and fabrication details with various PCB vendors
  • Working closely with local and overseas Contract Manufacturers (CM), from proto through production
  • Lab bring up and debug of prototypes
  • Driving complex system debug between software, hardware, and test teams
  • Training CM for high yield test and manufacturing
  • Guiding groups of engineers and mentoring younger engineers
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service