The position involves designing and maintaining Flash Translation Layer (FTL) architecture, developing and maintaining the FTL including I/O flow, Garbage Collection, and Wear Leveling algorithms to ensure data integrity and maximize NAND endurance. Responsibilities also include block management and metadata handling, error handling mechanisms, power-loss protection, performance and resource optimization, and debugging and validation.