Nvidia-posted 5 months ago
$136,000 - $264,500/Yr
Full-time • Senior
Hybrid • Hillsboro, OR
5,001-10,000 employees
Computer and Electronic Product Manufacturing

We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team! For two decades, we have pioneered visual computing, the art and science of computer graphics. With our invention of the GPU - the engine of modern visual computing - the field has grown to encompass video games, movie production, product design, medical diagnosis, and scientific research. Today, we stand at the beginning of the next era, the AI computing era, ignited by a new computing model, GPU deep learning. This new model - where deep neural networks are trained to recognize patterns from meaningful amounts of data - has shown to be deeply effective at solving the most sophisticated problems in everyday life. As a ASIC Verification Engineer at NVIDIA, you will verify the design and implementation of our innovative high speed coherent interconnects for our mobile SoCs and GPUs. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

  • Responsible for verification of high-speed coherent interconnect design, architecture and golden models.
  • Responsible for micro-architecture using sophisticated verification methodologies.
  • Understand the design & implementation, define the verification scope, develop the verification infrastructure (Testbenches, BFMs, Checkers, Monitors), complete test/coverage plans, and verify the correctness of the design.
  • Collaborate with architects, designers, emulation, and silicon verification teams to accomplish tasks.
  • Bachelors or Master's Degree (or equivalent experience)
  • 3+ years of relevant verification experience.
  • Experience in architecting test bench environments for unit level verification.
  • Background in verification using random stimulus along with functional coverage and assertion-based verification methodologies.
  • Prior Design or Verification experience of Coherent high-speed interconnects.
  • Knowledge of industry standard interconnect protocols like PCIE, CXL, CHI.
  • Strong background developing TB's from scratch using SV and UVM methodology.
  • C++ programming language experience, scripting ability and an expertise in System Verilog.
  • Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).
  • Strong debugging and analytical skills.
  • Experienced communication and interpersonal skills.
  • A history of mentoring junior engineers and interns.
  • Equity and benefits.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service