About The Position

Join the Cisco Acacia Communications team in developing intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G and 1T bit speed fiber optic transmission market deployed in data center, metro, long-haul and ultra-long haul telecommunication networks. Acacia’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization with the startup culture and breadth of growth opportunities that working in a smaller ASIC team can provide. As a Senior Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation flow for advanced semiconductor nodes. You will optimize floor planning and timing, analyze and improve backend design flows, and collaborate across teams to ensure the successful delivery of high-performance networking chips. You will:

Requirements

  • Bachelors degree in Computer or Electrical Engineering and 7+ years of related experience, or Masters degree in Computer or Electrical Engineering and 4+ years of related experience
  • Hands-on experience in ASIC physical design and implementation
  • Experience with place & route using tools such as Cadence Innovus, Synopsys ICC2, or industry equivalent tools
  • Experience with industry standard CAD methodologies (Cadence, Synopsys, or Mentor)

Nice To Haves

  • Experience with floor planning & partitioning, formal equivalence check, Clock Tree Synthesis, timing closure, signal integrity, EMIR
  • Experience with Static Timing Analysis including tools such as PrimeTime-DMSA or Tempus
  • Experience with Scripting using languages such as TCL, Perl, Python, etc.
  • Synthesis experience including Synopsys DC/FC
  • Formal Verification experience using tools such Synopsys Formality or Cadence LEC
  • Experience with Power Integrity including tools such as Apache Redhawk or Voltus
  • Physical Verification DRC/LVS experience including tools such as Synopsys ICV or Mentor Calibre

Responsibilities

  • Own and drive RTL-to-GDSII implementation for advanced nodes (sub-7nm to 2nm)
  • Define and execute hierarchical floor planning, place and route, clock and power distribution, and timing convergence strategies
  • Perform static timing analysis (STA), setup reviews, and sign-offs for multi-mode/multi-corner designs; develop automated scripts within STA tools
  • Implement and manage timing ECO strategies
  • Collaborate closely with RTL and DFT designers to debug and root-cause physical implementation issues related to design, tools, etc.
  • Evaluate and implement new timing methodologies; provide creative debugging solutions
  • Contribute to best practices and drive methodology alignment across projects

Benefits

  • U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance.
  • Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • Non-exempt employees receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer
  • For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service