RTL Design Engineer

Micron Technology • Boise, ID

1d • Hybrid

About The Position

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Job Summary Micron Technology seeks an RTL Build Engineer to develop DRAM digital blocks from specification through RTL implementation with strong emphasis on power-efficient, implementation-aware building. In this role, you will work hands-on with synthesis and timing/power analysis tools to develop power, performance, and area (PPA) trade-offs. You will collaborate with multi-functional teams to improve the quality of advanced memory products. This is a hybrid position based in Boise, Idaho.

Requirements

• Master’s degree in Electrical Engineering with 3+ years of experience, or Bachelor’s degree with 4+ years of pre-silicon RTL design experience.
• Experience developing RTL for complex digital IP from specification through implementation handoff.
• Hands-on experience with ASIC low-power methodologies including UPF-based power intent and CDC/RDC analysis.
• Strong understanding of ASIC front-end flows including RTL design, synthesis, and static timing analysis.
• Proficiency in Verilog/SystemVerilog and industry-standard simulation tools.

Nice To Haves

• Hands-on experience with RTL and gate-level power analysis using tools such as Design Compiler and PrimeTime.
• Understanding of low-power design techniques including clock gating, power gating, and multi-voltage designs.
• Experience collaborating across RTL, verification, synthesis/STA, and physical design teams.
• Familiarity with CMOS digital and mixed-signal circuit concepts and their system-level trade-offs.
• Experience with memory or high-performance digital build is preferred.

Responsibilities

• Develop and implement RTL for DRAM digital and mixed-signal blocks using RTL-to-GDS flows.
• Design power- and area-efficient RTL with a focus on reducing switching activity, clock power, and leakage.
• Perform front-end quality checks including lint, CDC/RDC, synthesis, UPF, and timing QoR.
• Complete RTL- and gate-level power and timing evaluation to identify and resolve PPA bottlenecks.
• Collaborate with verification, synthesis, and physical design teams to achieve timing closure and design targets.

Benefits

• Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future.
• We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.
• Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
• Additionally, Micron benefits include a robust paid time-off program and paid holidays.
• For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

What This Job Offers

• Job Type: Full-time
• Career Level: Mid Level
• Number of Employees: 5,001-10,000 employees